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List processing involves the most time consuming operations in a Von 
Nemnai^ computer. However, a List is a very important data structure for 
computer programming especially for Artificial Intelligence applications. A 
hardware architecture is designed and constructed to perform list manipulation 
functions. The Arithmetical and Symbolical List Processor (ASLP) is a PC-based 
microprogrammable list processor with two parallel memory modules. The overall 
architecture of the system is highly pipelined at both the structural and 
programming levels. ASLP also employs multi-bus and 
single-source-multiple-destination data movements. A special micro-assembler 
is written for pipelined micro-assembly program translation. Some standard list 
functions are implemented and a function library in C is established. From the 
evaluation of these list functions, the measured average speed-up ratio is about 
30. Some applications of the ASLP are studied. The opportunity of using ASICs 
on such architecture is also explored. 
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1.1 Lisp as an AI Programming Language 
Data bindings of Artificial Intelligence (AI) programs and expert systems 
are usually made at the execution time. Expert systems emphasize on the 
manipulation of symbols, lists, and records rather than numerical 
computation. [Barber 1987] Thus, fixed size data structures such as arrays are not 
, suitable for implementing such systems. Lists are better because they can be 
constructed and modified during execution. Lisp is a functional programming 
language designed for symbol manipulation and uses list as its main data structure. 
Therefore, many expert systems and A I programs are developed in Lisp. 
However, the performance of a Lisp program, due to its implementation 
problems, is much lower than the other programming languages, such as Pascal 
or C. Firstly, Lisp is not suitable for compilation because most bindings are not 
made until execution. Secondly, Lisp employs list as its primitive data structure 
and list manipulation in a Von Neumann type computer is very inefficient. Thirdly, 
Lisp programs are executed by calling functions. Function calling and parameter 
passing involve expensive stack operations in a conventional computer. Fourthly, 
a Lisp system must periodically perform Garbage Collection [Winston 1984] and 
reclaim unused memory at mn-time. This amounts to around 10 to 30% of the 
total processing time in a conventional computer. [Wah 1988] For the above 
reasons, a lot of research have been carried out on Lisp architecture. More 
detailed discussion on Lisp machines will be given in chapter 2. 
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1.2 Assisting List Processing with Hardware . 
A list is a variable-size data structure which provides high flexibility and 
changeability in data representation during the execution of A I programs. This 
thesis explores the possibility of a low-cost solution to list processing instead of a 
full-scale Lisp machine. The proposed solution to the list manipulation problems 
in A I programs is to build an efficient list processor to supplement a procedural 
programming language, such as the C language. This hardware assisted processor 
is designed for a personal computer (i.e. IBM/AT) to support list manipulation 
functions. It is an Arithmetical and Symbolical List Processor (ASLP).[Cheang 
1988，Leung 1989] The ASLP is a microprogrammable processor. Hie 
architecture of the ASLP is specially designed to allow parallel data movements. 
Tlie ASLP consists of two memory units, five internal data buses and a large 
number of fast registers. Many functional units, such as the internal stack for 
non-linear lists handling, are also included in the architecture. Hie data structure 
of a list handled by the ASLP is the same as that in Lisp.[Steele 1984，Winston 
1984，Wilensky 1986] In chapter 3，a detailed discussion on the architecture of 
the ASLP will be given. The parallelism and pipelining are discussed in chapter 
4. 
1.3 Simulation Study 
For the evaluation of the design and the parallel development of 
microprograms for the ASLP, a simulator written in C was developed. With this 
simulator, processor designer can perform experiments on the ASLP (real and 
proposed ones) which would be impossible or impractical otherwise. As a tool 
for processor architecture design, the configuration of the studied architecture 
need to be changed easily. These changes include the connections of registers 
and buses，the sizes of simulated objects, etc. For simple and uniform 
I 
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representation and efficient manipulation of the simulated objects which construct 
the real processor architecture, a special data structure, the Hardware Object 
Control Block (HOCB), is introduced to represent hardware objects. With the 
help of this HOCB simulator, microprograms can be written and tested while the 
hardware of the ASLP is being constructed. The simulation study is detailed in 
chapter 5. 
1.4 Implementation 
The implementation of the ASLP is roughly divided into two phases, the 
hardware and software phases. 
1.4.1 Hardware 
The ASLP is partitioned into two main parts, the micro-controller and the 
data-flow processor. The function of the micro-controller is to supply the control 
signals to the main part of the ASLP. The micro-controller has been constructed 
on a PC-board which is plugged into the host computer, an IBM/AT, directly. 
Micro-codes are loaded from the host. The data-flow part of the ASLP is housed 
in a separated case. The host and the ASLP are connected by a 64-way flat cable. 
More detailed discussion on the hardware of the ASLP is given in section 6.1. 
1.4.2 Software 
The software development for the ASLP can be divided into three levels, 
microprograms, a high-level language function library and applications. 
Since the ASLP is a microprogrammable architecture, functions of the 
processor can be redefined and experimented with by loading different 
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microcodes into the micro-controller. For efficient microprograms writing, a 
micro-assembler, a macro-processor and a micro-codes down-loading program 
have been written on the host computer to translate micro-assembly programs 
into micro-codes. With these software tools, programmers can design their own 
microprograms easily. Based on these microprograms, a set of high-level language 
functions have been written to support the application program developments. 
With the function library, programers can use the ASLP even if they do not know 
how to program the ASLP. The structure of the micro-assembler is given in section 
6.2. 
1.5 Performance 
A set of major list manipulation functions have been developed and their 
execution times on the ASLP are evaluated. For comparison, the execution times 
of the same functions in C language without the ASLP are also measured. Tlie 
average speed gain of the evaluated functions is 30. Hiis does not include the 
parallelism between the host and the ASLP. Actually, a programmer can program 
the ASLP and the host computer to operate in parallel to achieve a speed gain 
larger than 100! The results of the performance evaluations are given in chapter 
7。 
For justifying the effectiveness of the ASLP and the high-level language 
function library, an application program has been written to demonstrate the 
searching performance of the ASLP. Since search is one of the most time 
consuming processes in A I programs and expert systems, the speed of the search 
function can be used as a performance index of an A I supporting system. The 
results are given in chapter 8. 
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CHAPTER 2 
LISP AND EXISTING LISP MACHINES 
In this chapter, the structure of Lisp language and some Lisp machines will 
be discussed. 
2.1 Lisp and its Internal Structure 
2.1.1 The List Structure in Lisp 
l i sp is a symbol manipulation and functional programming language. Lisp 
programs are executed by function evaluations. In a Lisp system, functions are 
expressed in s-expressions, which stand for symbolic expressions. H ie format of 
an s-expression is shown as follows. 
(junction [ argumentl [ argument![…;| ] ] j 
An argument can also be an s-expression. This means that s-expressions can 
be nested as many times as required subject to the implementation limit。The 
啤 and equal functions are two of the most common Lisp functions. The setq 
function is used to assign a. value to the name of the first argument. Tlie equal 
function is used to test if twas-expressions are the same. For example, (setq x 5) 
assigns the value 5 to x and (equal，(a b c)，(a b c)) returns a value T, which stands 
for true. The member function is used to check if an atom belongs to a given list。 
The length function returns the length of a given list. 
The Lisp s-expressions are represented by lists. Each atom can be an integer, 
a floating point number or a character string, (see figure 2.1) 
LISP AND EXISTING LISP MACHINES Page 6 
A list is a binary tree in which the CONS cells are represented by the non-leaf 
nodes and the atoms are represented by the leaf nodes. In general, one pointer 
of a CONS cell points to an atom or a list and the other pointer points to a list or 
a terminator called NULL as shown in figure 2.1. 
John years old iQ^ 
Lecturer Nu" PhD 一 
32 years old j iy^QOO 
PhD Nuf len ior 
(a) A logical linear list (b) A logical non - l i nea r list 
_ ^ ， 丨 ( l ^ l y 11] uo^ iTi . 
n n i n t i ^ - o o z ^ 
丨 PhD ITI ,, 
I Senior | T| 
(c) Linear list ,n the ASLP (d) Non-l inear list in the ASLP 
Figure 2.1 Lists representation in Lisp 
A CONS cell is the basic component of a Lisp list. Hie pointer points to the 
first element of a list is called a CAR-pointer and the pointer points to the 
remaining part is called a CDR-pointer. A Lisp function usually involves an access 
to the list tree and the return of an atom or a list. Some Lisp functions can be 
called to build new lists. Thus, a free-CONS-list has to be maintained for new list 
generation. 
I 
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2.1.2 Data Types in Lisp 
The primitive data types in Lisp are atom and list. There are two features 
common to all Lisp data objects:[Pratt 1983' 
1) Each data object carries a run-time descriptor (type tag) giving its type 
and other attributes; 
2) Al l data are referenced by pointers. 
An atom is a complex data object constructed by pointers. An atom contains 
a type descriptor together with a pointer to a property list. For example, the 
PNAME (print name) is one of the properties which is a character string for the 
atom input and output, as shown in figure 2.2. Moreover, each atom is put in a 
central and system-defined table called the object list (ob-list). A hashing table 
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1 --
Atom Head .Word |a |L | | 
个个 H J I I ^ I Other properties 
Data type 
IS Atom PNAME ^ T ’ | 
Literal —— . ^ 。 『 ^ ^ ^ 
“ "s^  y 
A Property List 
(a) Literal Atom Representation 
Atom Head Word | a| hj 11 • | 




(b) Numerical Atom Representation 
Figure 2.2 Atoms representation in Lisp 
ob —list ( h a s h - c o d e d ) 
丨 \ / 
I N/ ^ 
‘ Property List 
Figure 2.3 The object list (ob-list) in Lisp 
2.1.3 Lisp Functions 
Lisp functions can be classified by their interpreting methods into three 
classes. ‘ 
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1) An Interpreted function is a function whose definition is represented 
in a list structure formed at run-time.[Pratt 1983 
2) A Compiled function is a function which has been compiled into a block 
of intermediate codes or machine codes that can be executed by a 
hardware or a software interpreter. 
3) A Macro builds an intermediate form from its argument expressions 
and then evaluates the intermediate form. [Winston 1984] 
Hie actual parameters in a function call are expressions represented in a list 
structure. In Lisp, a variable number of arguments can be passed to a function. 
2.1.4 Storage Management of Lisp 
Since Lisp allocates and frees the CONS cells during a program execution, 
a Lisp interpreter cannot foretell how much memory space is needed. Thus，a 
heap memory management approach is usually employed. 
In Lisp, changing pointers to variables creates some non-accessible CONS 
cells and atoms. These non-accessible CONS cells should be returned to a pool 
so that they can be reused. However, the system cannot simply collect the CONS 
cells and atoms once a reference pointer is altered because some other CONS 
cells may still be pointing to these CONS cells. For instance, in figure 2.4.a, x is 
assigned to the list (A B C). In figure 2Ab，y is assigned to the list (B C), which 
is a part of x. The list (B C) is shared by x andy. Subsequently, in figure 2.4.c, x 
is re-assigned to another list (D E F). Hie CONS cell that points to symboM 
becomes non-accessible but list (B C) is still pointed to hyy. 
It would be extremely inefficient to search through all the CONS cells during 
each operation to make sure the released CONS cells can be reused. They are 
usually left unused until the available space runs out and then a special process 
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C Null c Null 
(a) (setq x ' (。b c) ) (b) (setq y (cdr x ) ) 
X \ This cell is 门on — access ib le now 
F Null C Null 
(c) (setq X '(d e f ) ) 
Figure 2.4 Generation of non-accessible CONS cells 
called Garbage Collection [Winston 1984] is executed to collect all the unused 
CONS cells. In Lisp systems, free space are grouped into a free-CONS-list. Thus, 
the Garbage Collection needs to be performed whenever the CONS cells in the 
free-CONS-list are insufficient for further operations. Al l the collected CONS 
cells are returned to the free-CONS-list. 
There are many—known Garbage Collection algorithms. The most common 
one is the Mark and Sweep Method.[Pratt 1983] This method contains two phases， 
the mark phase and the sweep phase. An alternative method is the Reference 
Counts Method in which each CONS cell is associated with an integer counter. 
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Since knowledge processing of A I problems requires logical deductions and 
information retrieval, the basic operation involved is searching. Most A I 
algorithms are based on searching techniques and demand intensive memory 
accesses and I / O activities rather than numerical computations. Thus, to build 
an A I supporting architecture, efficient memory access is extremely important. A 
Von Neumann architecture with a centralized CPU and a consecutive memory is 
not suitable for the irregular memory access patterns such as lists. Many A I 
algorithms are also non-deterministic and memory allocation is done at the 
execution time. Hence dynamic memory allocation is essential. 
2.2.1 Types of AI Architecture 
Language-Based architecture 
A language-based [Hwang 1987] machine is designed to execute efficiently 
a particular high-level language such as Lisp or Prolog. This type of architecture 
is therefore not problem-based and designers only emphasize on the features of 
the language. For example, a Lisp machine may be stack-oriented and employs 
a tagged memory architecture for efficient function calling and Garbage 
Collection. A Prolog machine based on the resolution principle needs efficient 
pattern searching and mapping for logical inferences. A functional language 
machine uses computational models, such as data flow and reduction, which have 
asynchronous and distributed control. ALICE [Fountain 1985] is an example 
which uses a number of processors working in parallel to execute functional logic 
languages like, Lisp, Prolog and Hope, efficiently. 
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The knowledge-based machines are governed by the models for 
representations and manipulations of knowledge. This class of machines include 
rule-based systems such as DADO [Stolfo 1986] and object-based systems such 
as SOAR [Ungar 1984]. 
Semantic networks 
In a semantic network, a large number of processor elements are connected 
with programmable logic links so that the topology can be configured to suit the 
problem. For example, a connectionist system [Stolfo 1986] is suitable for 
implementing a semantic network. A connectionist system usually consists of a 
large number of interconnected simple processing elements. The knowledge is 
stored as a pattern of connections among the processing elements. A l l the 
connections can cany messages simultaneously. 
2.2.2 Lisp Machines 
The main differences between Lisp and other computer languages are as 
follows: 
1) Function calls are the only program control structure in Lisp. However, 
function calls and returns are expensive operations especially in Lisp, 
as the analytical results shown in section 2.3. 
2) Function calls change the environment of the program. A stack is usually 
used to maintain the local environment of the calling function. 
3) In Lisp, functions can be passed as arguments. This increases the 
complexity of function calls. 
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4) List manipulation is an expensive operation. \ 
5) Data type checking is done at execution time. 
6) A heap memory structure is used for the list manipulation. 
Solving problems of Lisp 
A compiler can be used to generate fast executable codes in order to solve 
the inefficiency problem in function calls. 
Two binding techniques [Pleszkun 1987] are commonly used to solve the 
problem of the environment maintenance. The first one is the Deep Binding 
technique which implements the environment as a linear linked list of name-value 
pairs. A new item is attached to the head of this list on a function call and deleted 
from the head of the list on return (similar to stack operation). Another binding 
technique is the Shallow binding which maintains a table with one entry for each 
variable name. Each entry contains the current value binding of that name. The 
table of value CONS cells is modified on each function call and return. 
Since the two-pointer CONS cell representation is considered time and space 
inefficient, a Lisp machine generally provides more compact representations of 
lists. Two representation methods have been used. They are Vector-Coded and 
Structure-Coded representations [Pleszkun 1987]. The basic idea behind 
Vector-Coded list representation scheme is to represent a linear list as a linear 
vector of symbols. (A linear list is a list contains only atoms. For the cases of 
sub-lists, exception handling is needed.) Thus, the address-generation bottleneck 
appears only when exception condition occurs. Each node has a tag to indicate 
its type (CAR, CDR, NULL and UNUSED). An example of Vector-Coded 
representation of a list is shown in figure 2.5. 
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I A I T 丨 D I I m A t o m 
r - i - n S null 
i B I C I ：~ — L p Poin ter 
( s e t q X ' (a (b c ) d ) ) 
Figure 2.5 Vector-Coded representation of a list 
The basic idea behind Structure-Coded list representation scheme is to 
attach each CONS cell a tag that specifies the position of that CONS cell in the 
list (works as an index). This scheme improves list access speed by eliminating 
the repeated expensive heap memory references to pointers when accessing lists. 
The two main operations on the heap memory are the allocation and 
reclamation of the CONS cells in the heap. Aparallel heap maintenance processor 
may be used. 
2.2.3 Classes of Lisp Machines 
1) Class M: a microcoded Lisp processor.[Pleszkun 1987 
2) Class F: a multiprocessor which aims at high performance through 
concurrent evaluation of the different parts of a Lisp program on 
separated processors, e.g. the SPUR.[Patterson 1987] 
3) Class S: a multiprocessor organization where each processor serves a 
specialized function. 
« 
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Two M Lisp machine examples 
Direct Execution of Lisp [Chiang 1987] and Symbolics 3600 [Moon 1985] 
In general, to execute a program requires two steps, translating the program 
source code to a machine code and executing the machine code on a hardware 
processor. To speed up a Lisp program, a direct execution approach can be used. 
In a direct execution machine, the translation step is eliminated. A cell memory 
structure is used to reduce the memory cycle. The cells are tagged and the Garbage 
Collection information is attached to each CONS cell. Figure 2.6 shows the four 
types of 120-bit cells representations. SP (Stack Pointer) and I一USE (In Use) 
pointers keep track of the stack and the list in use. An example of a list 
representation on the 120-bit cells is shown in figure 2.7. 
I car I COR I SPTI u s Z ^ 
• , ^ 丨 穿 ， 亨 ~ t 
PNAME Property List 
(a ) Root Cell (b ) A t o m Cell 
32 24 24 8 
I CAR ICDRI SP h u s ^ g RT^ R^R^J^ T^TI^I^ R^RRI^I^ N^^  
(—c) Cons Cell (d ) Value Cell ( In teger or F.P.) 
Figure 2.6 Four types of cells representations 
The Symbolics 3600 is a family of high-performance and single-user 
computers optimized for Lisp and interactive operations. 
The design of Symbolics 3600 architecture uses 36-bit word memory. An 
object reference is a 34-bit word consisting of a 2-bit major data tag, a 4-bit minor 
: - - : —__ J I 




T "“ • The rest of ob-list 
z 
r — ^ Cons X Cons 
J ^ ^ M N / — — 
r^————Value / Value 、 Cons 
X RSN — r ^ — — — — — 
L r l Z C I I Z ] 
( s e t q X ' ( 3 3 . 1 4 ) ) ^aiue 
( d e f u n x T ) ( . . . ) ) | 3 . 1 4 | | 
Figure 2.7 Example for lists representation on 120-bit cells 
data tag and a 28-bit data word. It uses 28 bits for addresses and 32 bits for the 
numerical data (integer and single precision floating point number), as in figure 
2.8. 
i / ' ' ^ t ^ e d 
I 28 —bit address — • ( Rep「sentatf〇门) 
33 32 31 28 27 〇 V^^^^^^Ob 
Figure 2.8 Object Reference Cell in Symbolics 3600 
Each word may contain an object reference, a header, a special number, or 
a forwarding pointer. A header is the first word of an object representation which 
marks the boundary between the stored representations of two objects. A special 
marker is used to indicate a non-object reference. A forwarding pointer marks 
the redirected data object, such as extendible arrays. 
I • 
‘ / 
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The Symbolics 3600 employs the deep binding technique and a special stack 
frame architecture for function calls. Every time a function is called, a new stack 
frame is created. 
A class P machine example 
Concert Multilisp [Halstead 1984]' 
Concert is a Lisp processor implemented for Multilisp by using a 
shared-memory multiprocessor connected by a RingBus. Thirty-two MC68000 
processors are used. Every four processors form a cluster, and the clusters are 
connected by a RingBus. The RingBus is controlled by a bus control arbiter. Each 
cluster has a block of globally accessible memory. An internal-bus connects the 
four processors and their private memory modules. For each cluster, a RingBus 
Interface Board (RIB) connects the cluster and the RingBus together. 
A Lisp program is first compiled into a machine-level language called 
MCODE. The MCODE is interpreted by a MC68000 native-code program. Al l 
processors are loaded with a copy of the program in their local memories. Each 
processor manipulates local data structures, such as top-of-stack caches, in its local 
memory. Shared data structures reside in a heap distributed among the 
Ring-Bus-accessibie memory modules. 
A class S machine example 
Lisp architecture with a new representation for list structure [Sohi 19851 
^ J 
In a conventional computer, Lisp s-expressions have a natural representation 
as Lisp-tree. However, representing a Lisp-tree in a conventional linear memory 
k — — — • • / 
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is very inefficient. This problem can be overcome by treating the Lisp-trees as a 
representation in a logical space. The Lisp-tree representation in the logical space 
is then mapped onto a compact tabular representation in a physical memory, 
thereby achieving an efficient allocation of storage. 
In a conventional Lisp system, a CONS cell is represented by two pointers, 
some tags and the Garbage Collection information. In most cases, after 
linearization, 98% of CDR pointers point to the next consecutive cells in the 
memory. Thus, we can implement the CONS cell by adding two tag-bits for the 
three types of CONS cells which are as follows. 
1) CDR is pointed by the next memory location; 
2) CDR is the next memory location and 
3) CDR is Null. 
In general applications, only 2.5% of CONS cells have the reference count 
value greater than one. It means that only 2.5% CONS cells are shared by more 
than one pointer. If a list has no atoms or sub-lists that are referenced by other 
lists，a simple binary tree representation is sufficient. Thus, an architecture for 
binary trees with exception node handling for the 2.5% shared CONS cells is more 
efficient. 
It is easy to map a binary tree onto a conventional memory structure. For 
instance, the left and right successors of the CONS cell n are L(n)=2n and 
R(n) = 2n+1 respectively, as shown in figure 2.9. 
We can think of the list structure as being represented by trees in a logical 
space. Each node is identified by a 2-tuple (tree-name, node-name). The empty 
list becomes a free-logical tree-list. Exception nodes are used to handle shared 
lists and leaf nodes. An Exception Table (ET) is used to keep the exception nodes， 
names and their types (atoms or shared list pointers). The ET representation 
- k 
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r Y ) Logical node Exception Value 
V V name nature 
A C D ^ 2 atom A 
^ 12 atom B 
X 14 atom D 
C e ) C ^ 15 null null 
/ \ 26 atom C 
^ V ^ V ^ 27 null null 
B ⑩ ⑨ ( 5 ) (Ts ) 
/ Y D n u l l 
(25) 
C n u l l 
Exception Table 
Figure 2.9 Array representation of list 
takes up only 25% of the data-pointer space of a conventional list representation 
whereas CDR-coding requires 50% of the node-pointer space of a conventional 
list representation. 
The best class for Lisp 
A Class M machine is considered as the best architecture for a Lisp system 
because of the following reasons: 
1) Long word length 
Almost all class M machines employs a long word length memory 
structure. For instance, the "Direct Execution Machine of Lisp" 
discussed in the above section employs a 120-bit word memory for the 
CAR and CDR pointers. 
2) Tagged memory structure 
Tags are also attached to each word in the memory. The design is aimed 
at the efficiency of accessing different types of cells in a list. 
[ " i ^ 中 文 大 举 阁 當 你 威 贵 -
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1 
In order to identify the execution bottle-necks of A I software developed in 
Lisp, a substantial expert system shell, Z- I I [Leung 1987,1988], developed in 
Computer Science Department of the Chinese University of Hong Kong is selected 
for such an analysis. Z- I I is an expert system shell with most of the common expert 
system features and fuzzy logic operations. Z- I I is implemented in Common Lisp 
[Wilensky 1986] on a VAX/780 computer under a VMS operating system. A Lisp 
function scanner is used to scan the Common Lisp functions which are used in 
the Z- I I source codes. Seventy-nine Common Lisp functions are used in Z-IL 
2.3.1 CPU Time Statistics 
For any expert system, the response time of a consultation is cmciaL Thus, 
the analysis only emphasizes on the CPU time usage of consultations. 
Consultations on three different expert systems developed using Z-H are 
investigated. The statistics of the CPU time dominant functions are tabulated in 
table 2.L The three expert systems investigated are: 
1) A university department suggestion system for our students; 
2) A personal investment system(without fuzzy operation) and 
3) A computer systems risk analysis system. 
The listed functions in table 2.1 are divided into 11 types. For each Common 
Lisp function in Z-II, a called counter is assigned. A function's counter is increased 
every time the function is called. These exercises are done to identify the 
bottlenecks of Z- I I in order to design a more efficient architecture for similar 
systems. 
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I 1 
Number of calls CPU Time I 
'Name" “"rse Investment ~Si；；； f ； ^ ~ 
(ms} argument 
L Uncompiled Complied 
” Data Type and Comparison Functions 
眾 2 溫 2 .35 = 0.1.0 a 
2) Sequence Functions “ “ 4 
^^ ^ ^ ^ ^ ^ 
position 684 ^ i ； & = 丨 
ii：：]^ 3 29 二 = • 
3) Lists Functions “ “ 
append m Tat^ ndiAn 7； 
cons 604 100 0.4140 1 to n 
SI^  I II E 卜 n 
n : c s T 严 1482 0 ; = 〗 
POP^  nio taa 47 = ”on 
^ 0 62 I w i 二 I 
4) Symbols and Packages Functions • “ 
gensym 312 172 58 T ^ 
11837 3922 1794 溫 二 g | 
5) String and Character Functions 一 “ “ — 
r 〗 二 g : 溫 丨— 
6) Hash Table Functions ‘ 
gethash 5443 886 1030 1.3500 0.3490 
7) Miscellaneous Data Structure Functions 一 ~ 一 “ 
S T 溫oe 仏 7 滥 二 i “ 
8) Arithmetic Predicates _ “ — 
=,/:’<，> 4134 620 1084 0.8625 0.1560 “ ~ \ 
9) Arithmetic Functions ‘ “ 
- S ? 0.9525 0.2340 1 to n 
/ 21?6 ？？^  0.8725 0.2350 1 to n 
fncf 3 9 ^ ？21 218 0.8950 0.2390 1 to n 
abs i t I I 6.7975 0.0660 1 exnt n f i L 0-7425 0.0590 1 
Z a t ？fiSfl n ？ 5 . 1 3 0 0 1.1810 2 
mi'min ；？芸 § 。。.溫 g 1 
一 e 331 1 23 a i g g g : 溫 - — - — 
10) Control Functions ‘ “ -j 
and,or 3 3 ^ 439 0 7225 ； 7 ~ 
二 ] •〗 ？ = 二 I 
do* 溫 溫 xxxxxx 1 ton 
if low ？7I4 S：^ ； ton 
mafjcar 489 6 57 x ^ 2 
i-： 憩 8〒 — 3 
11) Other Functions “ "“ 
^ ^ ^ " i ^ ^ — 
1 1 細 讓 21702 average 2 
Note: xxxxxx' means that the'function execution time depends on the arguments 
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Table 2.1 Z-II used Common Lisp functions 
Figure 2.10 shows the statistics of the uncompiled Z-I I expert systems and 
figure 2.11 shows the compiled ones. The percentage CPU time usage for the 11 
types of Common Lisp functions are shown by the bar-charts in figure 2.10. The 
pie-charts show how the CPU times are distributed among the function execution, 
the function calling overhead, the argument passing overhead, the Garbage 
Collection and others, such as the screen I/O, file I /O and the Lisp system 
overhead. 
— - - / 1 
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Percentage CPU Time Usage ^ ^ 
^^ ^ ^ Funct ion Time 
o r 
Function Type 
(a) Lisp Function (b) CPU Time Usage 
The Course Suggestion System 
Percentage CPU Time Usage 
U ^ ^ Funct ion Time 
i ？ [ I 図 F u n c - W 図 ^ - c a t i o n Overheod 
QJ 
Function Type 
(c) Lisp Function . (d) CPU Time Usage 
The Personal Investment System 
Percentage CPU Time Usage 
1 了 Funct ion Time 
L l T 蒙 
1 2 3 4 5 6 7 8 9 1011 
Function Type 
(e) Lisp Function ( f ) CPU Time Usage 
The Computer Risk System 
Figure 2.10 CPU time usage statistics for uncompiled Z-II 
[The function time in pie-charts Include all functions shown in bar-charts. Refers to table 2.1 for details.] 
— -~ " - _ —一“一 '" … ‘ I 
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" I ‘ _ • • •丨•丨 1 i 
I 
Percentage CPU Time Usage ^ ^ 
5 ^ ^ ^ ^ ^ Funct ion Time 
4 [ 函 Func“on " ^ " e ^ ^ ^ ^ ^ 図 Funcat ion Overhead 
3 I ^ ^ ^ ^ ^ ra 二一 Collecjn 
: | i l L I W - 。 -
o J 醒 L i i i i ^ ^ ^ ^ 
1 2 3 4 5 6 7 8 9 1011 — 
Function Type 
(a) Lisp Function (b) CPU Time Usage 
The Course Suggestion System 
Percentage CPU Time Usage 
2 Funct ion Time 
4 [ g 図 Time ^ ^ ^ ^ ^ 図 Funcat ion Overheod 
i 図 Argument Passing 
I U I ^ ^ ^ M racorboge Col lect ion 
2 - g ffl ra ra ^ m m m m i i i y • others 
OIIIII ^ M I P ^ 
1 2 3 4 5 5 7 8 9 101 1 _ 
Function Type 、 
(c) Lisp Function (d) CPU Time Usage 
The Personal Investment System 
Percentage CPU Time Usage ^ ^ ― 
5 ^ ^ ^ ^ ^ ^ ^ ^ ^ Funct ion Time 
4 ‘ I 岡 Function Time ^ ^ ^ ^ ^ ^ 図 Funcat ion Overhecd 
4 : 圏 圓 ^ A r g u m e n t Possing 
I 麗 racorbcge Collect ion 
2 S ^^^H^^^^HjV Bi others 
i l l i m i ^ H P ^ 
1 2 3 4 5 5 7 8 9 1011 — 
Function Type 
(e) Lisp Function (f) CPU Time Usage 
The Computer Risk System 
Figure 2.11 CPU time usage statistics for compiled Z-II 
[The function time in pie-charts include ail functions shown in bar-charts. Refers to table 2.1 for details.】 
2.3.2 Statistics Analysis 
The measured CPU time for an uncompiled function calling overhead is 
2.821 ms and for an argument passing overhead is 0.64 ms. The CPU time for the 
‘ > 
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function execution, the function calling overhead and the argument passing 
overhead of the uncompiled expert systems software execution are computed using 
the following equations 2.1，2.2 and 2.3 respectively. 
Functions Execution Time = [ t “ x n [ (2 ,1) 
/ ( e Z - l l used L isp f u n c t i o n s 
Functions Calling Overhead = Total No. of Call x 2.821ms (2.2) 
Arguments Passing Overhead = Total No. of Call x 2 X 0.64 ms (2.3) 
The CPU time for a compiled function call is 0.017 ms and for an argument 
passing is 0.045 ms. The CPU time for the function execution, the function calling 
overhead and the argument passing overhead of the compiled expert systems 
software execution are computed using equations 2.1, 2.4 and 2.5 respectively. 
Functions Calling Overhead = Total No. of Call x 0.017 ms (2.4) 
Arguments Passing Overhead = Total No. of Call x 2 x 0.045 
Course Investment Risk 
Source Compiled Source Compiled Source Compiled 
Total Run Time (in s) 789.39 87.50 132.47 15.21 159.79 19.86 
Functions Execution Time (in s) 164.74 17.11 32.51 2.62 32.83 3.58 
Functions Calling Overhead (in s) 345.86 2.08 62.91 0.38 66.46 0.40 
Arguments Passing Overhead (in s) 156.93 11.03 28.84 2.01 30.16 2.12 
Time for Garbage Collection (in s) 51.00 0£0 0.00 20.45 0.00 
Others (in s) 70.86 57.28 8.51 10.21 9.89 13.76 
No. of User Defined Functions 11000 1613 1857 
No. of Lisp Functions 111603 20686 21702 
Table 2.2 CPU time usage 
As shown in figures 2.10.b, d and f, a large percentage of the CPU time is 
occupied by the function calling overhead and the argument passing overhead. 
From bar-charts 2.10.a, c and e, we can see that the type 7 function (i.e. the setf 
is the most dominant function) occupies about 42% of the function execution time. 
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The other significant functions which include types 1，3，4 and 9 functions also 
occupy a large percentage of the function execution time. These functions include 
the list accessing, the property list accessing and the arithmetic functions. 
From figures 2.11.b, d and f, we can see that the percentage of CPU time for 
compiled systems, the function calling overhead and the argument passing 
overhead is reduced from 60% to 20% of the total execution time respectively. 
The percentage CPU time for the functions execution time does not change. Most 
of the CPU time is due to the Lisp system overhead (which is included in "others"). 
From table 2.2, the CPU time of the function calling and argument passing 
overheads in both the compiled and uncompiled systems are approximately 
constant. These overheads include the list management, the memory management 
and the program parsing. As shown in figures Z l l .a , c and e，types 1，3，4，6 and 
9 functions occupy a large percentage of the functions execution time. These 
functions include the list accessing, the property list accessing, the arithmetic and 
the hash-table accessing functions. 
From the analysis of the above results，it is concluded that the following 
points should be considered while designing an architecture for supporting similar 
expert system and A I software: 
1) Efficiency in list processing; 
2) Efficiency m argument passing; 
3) Efficiency in function calling; 
4) Efficiency in arithmetic and logic operations and 
5) Efficiency in property list and hash-table accessing. 
— - k 
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CHAPTER 3 
OVERALL ARCHITECTURE OF THE ASLP 
3.1 An Arithmetical & Symbolical List Processor 
As mentioned in the previous chapter, the five efficiency problems must be 
solved to improve the performance of a Lisp program. The overheads of the 
argument passing and the function calling could be reduced by using other 
conventional high level programming languages wherever possible. Many 
commercial expert system shells [Gevarter 1987] use Lisp in the development 
stage for flexibility, but the commercialized versions are re-implemented in 
conventional languages such as C for efficiency and portability. A comparison 
study [Leung 1987] on the use of conventional high level languages with Lisp for 
developing expert system shells has shown a speed gain of at least 2 times over 
Lisp even without employing hashing techniques for searching in the case of 
conventional languages. However, the main advantages of the flexible list data 
structure, which is designed to handle variable size data of expert systems, and 
the search power of hashing functions will be lost for using conventional languages. 
The solution to exploit the best of both paradigms is to use a conventional 
programming language with additional list processing functions and power to 
support symbol manipulation. Thus, a high performance list co-processor for list 
operations is needed. Two specially structured memory modules are included to 
support such requirements. 
Figure 3.1 shows the proposed PC-based list processor and the relations 
between the processors and memory modules. The IBM/AT computer works as 
一 • - I 
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1 
I AT I； 
• rarm | 丨• • 
[ ^ l l t l l t l l P ^ 
r ~ % n 
I ^ ^ ^ 二 二 ： ： ^ ^ ^ I 
J 
ASLP 
Figure 3.1 System architecture diagram 
a host computer for I / O controls and application program developments. For 
flexibility and performance, the ASLP processor is micro-programmable and 
pipelined。 
It is envisaged that A I software will be developed in an efficient high level 
language such as C on the host machine but list processing functions wil l be passed 
onto the specially designed co-processor for parallel execution. Since all the data 
and commands are passed via the I B M / A T bus, the bus could become the 
bottleneck of the whole system. The two memory modules wil l minimize the 
message passing between the host and the list processor. 
The ASLP is designed to include the following features: 
1) Two memory modules for CONS cells and data respectively; 
2) A multiple bus structure to increase the parallelism of instruction 
executions; 
3) Built-in stack for non-linear list handling; 
4) A microprogrammable control unit for flexible instruction designs and 
5) Highly pipelined at both the structure and programming levels. 
» -
‘ / 
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LCMAB H曰 旧M/AT Syetem Bus 
I \ f=A 图 TDMTB 
LCMT8 I ZIZ：^ I . ^DTC \ 
LTRS to PSwV 乡 
_ ^ _ ^―) 
LCM -^"H LCMTR ~ f TDM 
I 々/, / 7] m TDMDB 
PSW NSRsJ-^l 
^ ^ \ _ _ ^ 
TDMA8 , / ^ ^ ^ J — T D M D R 
^ A I • 
i T I 
^ I ~ ^ I I 
r 1? register file ^^ g 乡 
_ f — ^ 々 , 
I I register Z 么 
, 1/ PSW 
K////湖 data buses ^ STACK 
I J 
^ 叫 TDMAR _J 
Figure 3.2 The architecture of the ASLP 
Figure 3.2 shows the architecture of the ASLP, There are two simultaneously 
accessible memory modules, one for CONS cells and one for data. Five internal 
buses are used to connect different groups of registers and components. Up to 
six data movements can take place in any micro-instruction cycle. The ASLP is 
controlled by a microprogrammable control unit. This increases the flexibility of— — 
the instructions design. Since multiple memory modules and multiple buses are 
employed, programmers can write pipelined micro-instructions easily. The main 
components are summarized in the following sections. 
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3.2 Multiple Memory Modules 
List CONS-cells Memory (LCM)，64k x 6 bytes 
It is a tagged double-pointer memory module.(figure 3.3) An one-byte long 
tag is associated to each location of the LCM. The tag field is for the N U L L 
pointer, the Garbage Collection and the free-CONS-list handling. The 
CDR-pointer is two bytes long so that 64k locations can be accessed in the 
LCM. 64k are sufficient for problems which can be handled meaningfully 
by microcomputers. The size of the LCM can always be extended by 
increasing the length of the LCM-pointer and the related registers, such as 
LPRs，without major design revision. The other pointer is the three bytes 
long Type-tagged Data Memory pointer (TDM-pointer) for data access or 
a LCM-pointer for a sub-list. 
CDR ^ 
LCM Tag LCM-po in te r LCM —pointe「/TDM —pointer 
1 byte 2 bytes »"卜 一 3 bytes • 
TDM Type Number o「Str ing Data 
1 byte I • 4 bytes < 
Figure 3.3 The structures of the two memory modules in the ASLP 
Type-tagged Data Memory (TDM), 512k x 5 bytes 
The second memory module is the T D M which is used to store the leaf 
element such as numbers and strings. Each memory location of the T D M 
consists of an one-byte type field and a four-byte data field. The type field 
describes the type of data in each T D M memory location. The most 
commonly used types are number and string. Moreover, user defined data 
types are also allowed. The actual data are stored in the data field. For 
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numbers，four bytes will allow sufficient accuracy. If it is a string longer than 
four bytes, a block of consecutive memory locations will be allocated. Figure 
3.4 demonstrates the physical representations of the two lists shown in figure 
2 . 1 , 
^ . TDM 
广 0400 O ^ 丨乂⑧ I l o o T - K > 1210 I 丨 N 一 
Listi —K。7。。ema ^400 丨 ^ I 二 I ； 
J ^ 1002 DATA 1 ^ 0 3 i T T p - y ^ ^ | Str inq I 
p * " 1003 null & DATA K o 0 3 4000 ^ 4000 | PhD | User | 
(a) The physical representation of 2.1.c. 
L ⑶ TDM 
O ^ s r I1002 > 1210 I I Numer^-] 
List2 - ~ 十 r ^ l A I 0 4 0 0 I 她 / f 2。。1 I 1/000 I NumeriT^  
~ ~ 200A I John I String | 
^ 1002 DATA 1003 1210 Y / 
100^3 匚 NULL a： DATA 4000 ~) / 一 4000 | PhD | Usj；——| 
r * " 2500 I DATA | 3001 ~T~2Q01~/ 
‘ ‘ _ 4500 Seni User+ 
^ / / 4501 or User ‘ 
^ 3000 DATA 2500 5000 k ^ 
3001 null & DATA 0400 4500 P ^ ^ 5000 Lect I Strings | 
X 5001 urer | string ] 
(b) The physical representation of 2.1.d. 
Figure 3.4 Physical representations of lists in figure 2.1 
3.3 Large Number of Registers 
Internal registers 
Counter Registers (CRs), 16-bit 
These four registers function as counters in some list functions such as 
"" ‘ - ： ： _ _ ~ _ _ " “ - “ I 
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Each counter register can be cleared, increased and decreased ； 
individually. The counter values can affect flags in the Processor Status 
Word (PSW). 
Data Pointer Registers (DPRs), 24-bit 
These eight registers are used to hold T D M 24-bit addresses. 
Data Type Registers (DTRs), 8-bit 
These eight registers are used to hold the 8-bit type tags of the TDM. 
Free CONS List Register (ELR), 16-bit 
This register is one of the eight LPRs (LCM Pointer Registers) which 
is specially used to hold the head pointer of the free-CONS-list. 
Host Register (HR), 32-bit 
This register is a host computer accessible register for information 
exchanging between the IBM/AT and the ASLP. 
LCM Pointer Registers (LPRs), 16-bit 
These eight registers are used to hold LCM 16-bit addresses. 
l i s t Type-tag Registers (LTRs), 8-bit 
These eight registers are used to hold the 8-bit type tags of the LCM. 
Numeric and String Registers (NSRs), 32-bit 
These eight registers are used to hold 32-bit numbers or stings in the 
TDM 
Processor Status Word (PSW), 32-bit 
" « 
« 
OVERALL ARCHITECTURE OF THE ASLP Page 33 
Memory interface registers 、 
1 
LCM，s Address Register (LCMAR), 16-bit 
During normal operation, it holds a LCM address. This register is 
connected to the LCM address bus of the LCM. 
LCM，s CDR.Pointer Register (LCMCDR), 16-bit 
During normal operation, it holds a LCM address. It also functions as 
an input buffer of the LCM，s LCM-pointer field. 
LCM，s Tag Register (LCMTR), 8-bit 
It functions as an input buffer of the LCM，s LCM-pointer field. 
LCM，s CAR-Pointer Register (LCMCAR), 24-bit 
It functions as an input buffer of the LCM's TDM-pointer field or the 
LCM's LCM-pointer field. 
TDM'S Address Register (TDMAR), 24-bit 
During normal operation, it holds a TDM address. This register is 
connected to the TDM address bus. 
TDM，s Data Register (TDMSR) 32-bit 
It functions as an input buffer of the TDM's data field. 
T D M ' s Type Register (TDMTR), 8-bit 
It functions as an input buffer of the TDM's Type field. 
« 
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3.4 Multiple Buses 
Host Bus (HB), 32-bit 
It is an internal bus connecting the Host Register (HR) and other 
registers in the ASLP. Al l data exchanging between the host and the 
ASLP is performed through this bus. 
LCM Address Bus (LCMAB), 16-bit 
It is an internal bus that connects the List Pointer Registers (LPRs)， 
Free-CONS-cell List Register (FLR), LCM Address Register 
(LCMAR) and LCM CDR-field Register (LCMCDR). 
LCM Tag Bus (LCMTB), 8-bit 
Hiis bus connects the LTOs, List Type Comparator Registers (LTCRs). 
T D M Address Bus (TDMAB), 24-bit 
It is an internal bus that connects the Data Types Registers (DTRs), 
STACK and LCMCAR. 
T D M Data Bus (TDMDB), 32-bit 
This bus connects the Numeric and String Registers (NSRs), Arithmetic 
and Logic Unit (ALU), TDM Data Register (TDMDR). 
TDM Type-Tag Bus-(TDMTB), 8-bit 
Hiis bus connects the DTRs, Data Type Comparator Registers 
(DTCRs). 
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3.5 Special Function Units 
Arithmetic and Logic Unit (ALU), 32-bit 
It performs simple arithmetic functions such as addition and subtraction 
on its accumulator and one of the Numeric and String Registers (NSR). 
Data Type Comparator (DTC), 8-bit 
It performs comparison on two Data Tagged Registers (DTR) for data 
type checking. ^ 
List Type Comparator (LTC), 8-bit 
It performs comparison on two List Type Tagged Registers (DTR) for 
data type checking. 
Stack (STACK), 4k x 24-bit _ 
The stack is used for sub-list handling and storing the LCM-pointers for 
back-tracking. The size of the stack can also be extended as required. 
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CHAPTER 4 
PARALLELISM IN THE ASLP 
4.1 Parallel Data Movement 
From an architectural point of view, a Von Neumann computer employs a 
single bus structure to connect the main memory and the CPU. Only one value 
can be transferred between two registers in one instruction cycle. For example, 
each MOV instruction of the Intel 80286 [Intel 1985] microprocessor can only 
move one value between two registers. This forces all data movements to be 
executed in sequential order even if there is no data dependence between registers. 
Whereas, in ASLP, multiple-bus structure is used to increase the parallelism of 
data movements. The six buses in ASLP are depicted in figure 3.2, Movements 
satisfy the following three conditions can be carried out in one micro-instmction 
cycle. 
Condition one : no destination registers conflicts. 
Condition two : no data dependence between movements. 
Condition three : no bus conflicts between movements. 
Ri : the set of destination registers of the movement 
： the source register of the ith movement 
Bi : the bus used for the ith movement 
Condition 1: V z,; R^nR ^ = 0, if i ^ j 
Condition 2: Vz,y R ^ r \ { V = 0 
Condition 3: Vz,; if l/^ 
I 
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An example of a parallel data movement in the ASLP is shown in figure 4.1. 





DTR1 -TDMTB- > DTCRO 
TDMDR-TDMDB->NR1 
HR-HB->CR1 
Figure 4.1 An example of parallel data movements 
In a conventional machine such as the Intel 80286-based [Intel 1985]，to copy 
the content of the A X register to the BX and the CX，two instructions are executed. 
AX ^ BX , CX - i 似 0厂 BX , AX . 
MOV CX , AX 
However, in ASLP, one-to-many data movements are allowed 
simultaneously such as the first movement in figure 4.1. 
4.2 Wide Memory Modules 
Besides parallel memory access, the width of the memory modules have been 
increased to maximized the amount of information accessed in each memory cycle. 
In a conventional computer with a 16-bit width memory such as an I B M / A T 
computer, three memory cycles are needed to access the three different fields of 
a CONS cell. To access 32-bit data field and the type field of the T D M requires 
three more memory cycles. Thus, six memory cycles are needed to access a CONS 
cell and its data. In ASLP, two memory cycles at most are needed. In some list 
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manipulation functions such as equal, all CONS cells and data are needed to be 
accessed. The memory access time is only one third of the sequential method as 
shown below. 
For a list function involves both CONS cells and data access, and assume: 
tCPU non-memory access time without the ASLP 
^memory memory access time without the ASLP 
Uotal total execution time without the ASLP 
t，CPU non-memory access time with the ASLP 
t，memory memory access time with the ASLP 
t，total total execution time with the ASLP 
Since 
t total = t CPU + ^memory 
f/nemory 》tcFu (memory access bounded) 
t ⑶ < tcpu (parallelism in the ASLP) 
and if CONS cells and data are stored in the ASLP, 
then 
O V t 广 _ ^ memory 
nxQmory — ^ 
r = t ‘ + t, 
^otal ^ CPU ^ ^ m<>mory — 
广 , , t memory 
total 乂 I CPU 2 (4.1 ) 
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4.3 Parallel Menioiy Access 
In a Von Neumann computer, the main memory is a sequence of consecutive 
locations. At any time, only one location of the main memory can be accessed. 
Thus, its access time is usually greater than or equal to one machine cycle. The 
length of each memory location is fixed, say 8 bits or 16 bits. Parallel and Vector 
processors [Hwang 1984] are designed to allow parallel memory access. However, 
these techniques can only work on an array of data. For a list, data dependence 
exists between each element and it predecessor. The nth element is pointed to 
by its immediate predecessor, the (n-l)th element. If a program wants to read 
the content of the nth element of a list, it must scan through all its predecessors 
from the first element to the (n-l)th element. A better way to access list data 
structure must therefore be devised. 
4.3.1 Parallelism and Pipelining 
In some list manipulation functions such as search, all elements including ！ 
both the CONS cells and the data are accessed. It is logical to access the CONS 
cell and the data simultaneously. However, parallel access to two memory 
locations is not allowed in a Von Neumann computer and the CPU is usually idle 
1 
for memory access. List manipulations are memory access bounded rather than 
compute bounded and if we can reduce the number of memory access in list 
> 
functions by pipelining the CONS cells and data access, the performance could 
i 
be improved significantly. 
In ASLP, two separate memory modules are used for CONS cells and data 
respectively. CONS cells and data access can be taken simultaneously. This forms 
a pipelined structure on CONS cells and data access. The percentage memory 
access time can be reduced by 50% as shown below. 
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For a list function involves both CONS cell and data access, and assume: 
tCPU non-memory access time without the ASLP 
^memory memory access time without the ASLP 
ttotal total execution time without the ASLP 
t，，CPU non-memory access time with the ASLP 
t，，memory memory access time with the ASLP 
t，，total total execution time with the ASLP 
Since 
ttotai 二 t cp(j + i memory 
M e m o r y 》尸 " (memory acccess bounded) 
t cfc/ < tcpu (parallelism in the ASLP) 
and if CONS cell and data access can be taken simultaneously, then 
f ' ' 一 t fnamory 
m e m o r y — ^ 
L CPU ， L memory 
< t t memory 
【CW + ~ 2 " " ( 4 . 2 ) 
4.4 Pipelined Micro-Instructions 
Most list manipulation functions can be divided into a sequence ofsubtasks, 
each of which can be executed by a specialized part of the ASLP. A precedence 
relation exists between these subtasks, T i , 丁2，…and T]^. It means that the subtask 
Tj cannot be started until all earlier subtasks Ti (i <j) are finished. Hiis sequence 
of subtasks can be represented by a linear Precedence Graph. A pipeline can be 
k 
‘ / 
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employed to increase the parallelism of the succession of subtasks.[Hwang^ 1984] 
The structure of the ASLP is specially designed for pipelined microinstructions 
execution. 
4.4.1 Memory access pipelining 
As we have discussed in section 3，the two memory modules in the ASLP can 
be accessed simultaneously. Although precedence relation exists between the 
memory access of the LCM and the TDM, because CONS cell must be read form 
the L C M before the value from the T D M is read, memory access pipelining can 
be used to speed up the system. For example, the member function of the Lisp is 
used to search a given value in a list. This function can be divided into three 
subtasks，Rlcm，RTDM and Cyalue- The subtask R l c m reads the L C M in 
order to obtain the CONS cell of an element. Tlie subtask R ^ d m reads the T D M 
in order to obtain the value pointed to by the CONS cell. The subtask Cyalue 
compares the value read with the given one. A sequence of microinstructions and 
the space-time diagrams are shown in figure 4.2。 
In general，the memory access time is longer than the comparison in the 
ASLP，tm〉tcMP. The execution time with pipelined microinstruction, tpip^, is 
equal to n times of the memory access time. Due to the precedence relation 
between a CONS cell and it predecessors, this is the optimized value. I f the CONS 
ceU points to a string type value longer than 32 bits and the string is to be compared^ 
another pipeline will be formed for this operation. The execution time for the 
member function is shown below. The speed up ratio of the 3-stage linear-pipeline 
over an equivalent non-pipelined processor is also given. 
k . . . . 
‘ / 
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space! 
S2 _ R k J R^ m [ R ^ 
r - r ^ - ^ r - n • t ime 
；CM Udm W I cM t ^ M tcup t o . trUM W 
1st element 2nd element nth element 
(a) execution without pipeline in the ASLP 
space i 
S3I r ^ r ^ r ^ ^ - - r ^ r ^ 
Si R “ R | 2 〜 R , 、 R , 〜 u l - : ^ I R i - I r L I ^ t ime 
^CM l y 
max( ILCM . tTOM . tcMP ) 
m a x ( tew , tTDM ) 
(b) execution with pipeline in the ASLP 
R、cm : read the CONS cell of the i t h e lement 
R'tdm : read the va lue of the i t h e lement 
value • 
if EQUAL end 
Figure 4.2 The space-time diagrams for the member function 
heq the execution time without pipelining 
^pipe the execution time with pipelining 
tLCM time for each LCM access 
tTDM time for each TDM access 
^CMP time for each value comparison 
^m time for each memory access 
^member speed up ratio for the function member 
^ location of the element being searched 
PARALLELISM IN THE ASLP Page 43 
《56(7 = (UcM + ^TDM ‘ ^CMf) 乂 八 
tp'p' = 、 C M + + n x LCM ^ (jom > (CM.) 
9 = t sacj 
member . 
^ pipe 
= (t LCM + trpM + ^cmf) X n 
t,cM ^ Tnax(t,cM'tTDM) ^ H X m 3 X ( / . f . / ) 
if tLCM = t 了 饥 
then 
o = ⑵/n + W) X n member TTl~•“ 
- + n X maxit^JcM,} 
for n » 3 
t pine = n X t^ t > f 
P'PB 饥 '/n - ' CMP 
Q = m + t CMP member _ 7T ； r 
m + t CMP 
= t > t 
t Im 一【CMP 
The length function is another example to demonstrate the execution of a 
pipelined instruction. The space-time diagram of this function is shown in figure 
4.3. Hie execution time of the pipelined microinstruction, tpipe, is also equal to 
n times tm. 
n length of the list 
. 一 t ， = 2 + n X ( t 制 + t 瞧 ) 
W = 2 + t— + n X max(。f 聽） 
9 = “eq 
。length . 
1 pipe 
= 2 + n X (Jlcm + tNULlJ 
2 + t,cM ^ n X inax(t•“舰) 
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then 
o = 2 + X ( f m + / 疆 ） 
lenglh ^ “ T “ ~ ； 7 
2 + + 77 X m a x ( / m ， 〜 " " ） 
for n » 2 
t = n X t f n U ^ ^ N U U 
S = f / n + t NULL 
t m + t NULL 、 
= / > / 
t ^ m - ^ NULL 
‘ m 
spaceA 
S4_ r r : 7 i 
S3一 N|_cmtr I__NL^CMTRI N|7二 I N「…丄 
S.--__R/cm I R 丨2CM iRfc I |R二 R ; R -
S T . 
O 1 I mit 1 • 
— ^ t i m e 
1 ^ (n+l)xT^ • 1 
execution with pipeline in the ASLP 
丁1 • LPR-LCMIAB->LCMCDR, clear(CRO), c lear (LCMTR) 
R'lcm : r ead l cm(CDR ,CAR ,TR) , inc(CRO) 
N[cmtr : if (LCMTR is NULL), end 
丁 3 : dec(CRO) 
Figure 4.3 The space-time diagram for the pipelined length function 
4.5 Performance Estimation 
To evaluate the performance of the ASLP, some important list manipulation 
functions have been implemented and a few examples are listed in table 4.1. The 
theoretical execution time for these functions are estimated. The execution time 
is expressed in terms of machine cycles (Ccpu) and memory cycles (C^emory)-
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The input parameter(s) and the output paraineter(s) are also given in the table.‘ 
In order to verify the design and the performance gains, the design has been 
simulated using the HOCB simulator and the design of the HOCB will be discussed 
in the next chapter. The performances match closely with the theoretical 
estimations. Relative to the implementation of these list functions in Common 
Lisp，the speed up ratio is about 10 to 50 depending on the lengths of the lists. 
function input parameter(s) output parameter(s) execution time (C for cycle) 
length -An LCM-pointer -A counter value ^ TT^TTTTr ‘ 
points to a list with 洲 口 ) 则 賺 ^ 
length n 
nth -An LCM-pointer -An LCM-pointer ^ + n r ‘ 
points to a list points to the nth ⑶ 
element of the input 
list 
-A cou门t6r 门 
append -An LCM-pointer -No output + ‘ 
points to a list with 〔产“"^m.mory 
length n 
-An LCM-pointer 
points to another list 
member -An LCM-pointer -A counter value n T T T s T T r T T T T T T ^ 
points to a list which is the location ^ ) ⑶ C 丄 + n ) c ^.^ory 
of the searched 
element 
-A TDM-pointer 
points to a value 
equal -Two LCM-pointers -A flag in the P S W ~ ( 3 + 7 n ^ C 7 7 7 7 7 ^ 
point to two lists 」C 产"口 
being compared 
max -An LCM-pointer -ATOM pointer points ( i + n + ⑷广 
points to a list to the maximum ^ ) ( 丄 + ⑴ ^ 爪 它 赃 乂 
L value 
Table 4.1. Performance evaluations of some list manipulation functions 
4.6 Parallel Execution with the Host Computer 
So far, we have discussed the parallelism and pipelining in the ASLP. The 
ASLP is a stand alone processing unit with its own memory modules. The host 
computer can performance other processes while the ASLP is executing a 
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sequence of micro-codes. A program running on the host computer needs to 
monitor the BUSY flag of the ASLP. If the ASLP is "busy", it can either "wait" or 
do other processes. That means the host and the ASLP can operate in parallel. 
For example, the host can perform screen display or file I / O operations after a 
search function is invoked on the ASLP, as shown in figure 4.4. 
host ASLP 
, IDLE 
go(search) tQ start search function 
displayC'searching") . BUSY(searching) 
^ . . . . BUSY(searching) 
other processes BUSY(searching) 
waitO t-i BUSY(searching) 
, t2 end search function 
get(results) . 
Figure 4.4 Parallel execution of the host and the ASLP 
As we can see in figure 4.4，(t2 - to) seconds are needed for the search function 
in the ASLP. This value is much longer than the execution time of the ASLP 
function invoking procedure go. In the same period, between tQ and t2，the host 
can perform other processes such as screen message display. However, all these 
processes should have no dependence with the search results. After finishing all 
these processes, the host can test the BUSY flag of,the ASLP for synchronization。 
The execution time of a list function is thus given by equation 4.3 as follows. 
haac = m a x ( t , , t^ ) - t^ ( 4 3 ) 
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CHAPTER 5 
SIMULATION STUDY OF THE ASLP 
5.1 Why Simulation is needed for the ASLP? 
Since the ASLP is a special function processor, the architecture of the ASLP 
differs greatly from a conventional computing unit. The ASLP consists of two 
memory modules for list data. A thirty-two bits bus, an internal stack for non-linear 
list handling. A l l these features can be operated in parallel. In order to achieve 
a higher performance, pipelining the micro-instructions is important. Thus, we 
need to design an efficient architecture for parallel and pipelined 
micro-instructions. Simulation can help to minimize the numbers of registers and 
functional units and to maximize the flexibility of the ASLP. Moreover, 
micro-instructions can be tested and evaluated before hardware is built. 
Simulation is one of the most powerful analysis tools for designing and 
evaluating of real systems. The definition of simulation has been given by Robert 
；Robert, 1975] as follows. 
Simulation is the process of designing a model of a real system and conducting experiments 
with this model for the purpose either of understanding the behavior of the system or of 
evaluating various strategies for the operation of the system. — 
Using a computer is one the best ways for simulation. System designers can 
simulate a real system by using a software program easily. The advantages of 
software simulation are listed as follows: 
1) Easy to change and modify 
Simulation can help system designers to find out an optimum design of 
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a system. Usually, system designers need to modify the design to 
overcome some real problems. Easy to change and modify the 
simulation model and simulated entities are very important. 
2) Evaluating the performance of a designing system 
To justify a design, system analysts need to estimate the performance 
of the designing system. A software simulation of the system can predict 
the result. System designers can modify the design of the simulation 
system in the model to meet the requirements of the real environment. 
3) Predicting problems in design phase 
Many potential design problems will show up during simulation runs. 
System designers can solve these problems before committing the design 
to hardware. 
4) Parallel development of applications for the real system 
Users can use the simulation program to perform some real jobs or 
training before the real system is developed. 
5.2 The Structure of the HOCB Simulator 
There are three major scheduling methods for simulation system designs. 
[Mitrani,1982, Jan, 1982, Lewis, 1979, Robert, 1975] 
1) The event-oriented approach; 
2) The process-oriented approach and 
3) The activity-oriented approach. 
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In an event-oriented simulation system, each type of events in the real system 
is simulated by a procedure. This procedure is invoked to perform actions required 
every time an event of that type occurs. An internal clock is used to maintain the 
synchronization between events. 
In a process-oriented simulation system, a process is a sequence of events 
associated with the behaviour description of a system. A process exists over a 
period of time and can have a dynamic behaviour. A particular event may belong 
to more than one process sequence. 
In an activity-oriented simulation system, the actions are partitioned into 
segments called activities. A condition is assigned to each activity. Depending 
on the system state and the simulation clock, this condition may be satisfied. At 
each time step, all activities are scanned and all activities with a satisfied condition 
wil l be executed. The execution of an activity may update the system state and 
affect the conditions of some other activities. No event list is needed in an 
activity-oriented simulation system. Figure 5.1 shows the activities in an 
activity-oriented simulation system. Where C[ is the execution condition for the 
ith activity Pj. 
activity P-j activity P2 activity 
Pm 
actions actions actions 
actions of main program: while not-end-simulation do 
for i = 1 to M do 




Figure 5.1 Activity-Oriented simulation 
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5.2.1 Activity-Oriented Simulation for the ASLP 
Since the ASLP is a processor with a synchronous clock, an activity-oriented 
approach is the most suitable. It is because each data movement can be modelled 
by an activity and the clock can be advanced by a loop automatically. For example, 
a register output activity can be invoked by setting some control bits in a 
micro-instruction. 
The ASLP simulator displays all the values of the simulated objects on the 
screen. The ASLP simulation is actually a program loop using for activity 
procedure executions. At the end of each scanning, the values of the objects are 
updated. The screen will also be updated. The displaying locations of values are 
also controlled by the HOCB fields. Thus, we can monitor the execution of 
micro-instructions on the screen step by step. The conditions of activities are 
controlled by a micro-instruction file which is used to simulate the micro-control 
signals in the real ASLP. 
5.3 The Hardware Object Declaration Method 
Al l the simulated objects, including registers, buses, functional units and 
memory modules, are represented by a generalized data structure called 
Hardware Object Control Block (HOCB). The structure of the HOCB for the 
stack of the ASLP is shown in figure 5.2 as an example. The object number is 
used as the index of an activity scanning. The object name is a character string 
for screen display. The type field is an integer value for different types of objects. 
Different types of objects are handled by different procedures. The fields of 
HOCBs for different types of objects may have different meaning. For example, 
the size field is used to define the size of memory objects and stacks but has no 
meaning in the HOCB of a register type object. The value field is used for storing 
the current value of an object. The display-column, display-line and display-length 
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fields are used for screen display format of an object.' The stack pointer field is 
specially for the stack objects. It works as the stack pointer for a stack type object. 
The affect flag field is used to define which bit in the PSW will be affected by the 
operations of an object. Then the remaining eight fields are used for assigning 
control points and the connected buses. The initial values of the fields are read 
from an object declaration file. An user can add, remove or modify an object by 
changing this object declaration file. 
Object Number: 9 




Display Column: 35 
Display Line: 27 
Display Length: 2 
Stack Pointer: 256 
Affect Flag Number: 0 
Control Point 0: Connected Bus No. -1 Control Point No -1 
Control Point 1: Connecter Bus No. 0 Control Point No. 172 
Control Point 2: Connector Bus No. -1 Control Point No. -1 
Control Point 3: Connector Bus No. 0 Control Point No. 173 
Figure 5.2 The structure of the Hardware Object Control Block(HOCB) 
The HOCB is a general description of most types of components, including 
registers, processor status word, arithmetic and logic unit, memory units and buses, 
in a hardware processor. The simulator can simulate any other hardware 
architecture by editing the hardware objects declaration ffle^ For example, as 
shown in figure 5.2, a STACK is declared as the 9th object. A l l stack objects have 
a type code 10. The size of the simulated stack is 256. The value of the top element 
is displayed on the 35th column and 27th line of the screen. The displayed value 
is two bytes long. The stack pointer is initialized to the last location of the stack. 
The first and the third control points are not used. The 172th and 173th bit of the 
micro-instruction are used for stack operations. Those fields with a value -1 are 
unused fields. ‘ 
* ..-
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The screen display of the ASLP simulator will be updated for each simulation 
time step. The time step is one clock cycle of the real ASLP system. At each loop, 
all HOCBs of simulated objects are scanned and checked if the associated control 
points are set. Corresponding activities handling procedures will be invoked if 
control points are set. The object type in a HOCB is used as an index for procedure 
selection. For example, a stack type HOCB will invoke a type 10 procedure. The 
execution of the procedures are controlled by the contents of the other fields in 
the same HOCB. Figure 5.3 shows the relations between hardware objects, 
HOCBs and the simulator. We can feed micro-instructions to the simulator and 
monitor the execution of the micro-instructions. The flowchart of the simulator 
is given in figure 5.4. Microprogrammers are advised to develop micro-instructions 
on the simulator. 
(^^ho^are obje^__ 
s imula tor 
C^^^^^^^^^i^ro-insta^r^!^^^ v • o u t p u t 
Figure 5.3 Relations of hardware objects, HOCBs and the simulator 
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〔 s t a r t ；mula to r ) 
mtiolize system 广 next address field o f ^ 
I V m ic ro - i ns t r uc t i ons J 
I * u / 一 
compute next address ^ ^ 
~ I ~ condiUon^  
output to buses _ — _ / ' O b j e c t s ou tpu t contro l f ie ldsN 
col lect stat ist ic & act iv i t ies 「 \ of m i c r o - i n s t r u c t i o n s 
update scree门 <Sc [ 一 
update clock * 
ALU, LTC and 
DTC operot ions 卜 _ _ 厂 化 s f 
input f rom buses / ' " o ^ ^ t s input contro l f i d d ^ 
act ivi t ies A ^ o ^ i c r o - i n s t r u c t i o n s 
updaie CRTI^ (^ """^ on^ jt^ unction selectioT^ ^^ lds^  
“ I V , , o f m i c r o - i n s t r u c t i o n s 
condi t ions for act iv i t ies se lec t io r 
Figure 5.4 The flowchart of the ASLP simulator 
5.4 A Register-Level Simulation of the ASLP 
A register-level simulation module of the ASLP has been developed. The 
simulator is programmed in C language on an I B M / A T personal computer. As 
a feasibility study tool, a register-level simulation is sufficient. Since standard 
logic design is used, the logic gate level simulation is not worthy. Each type of 
objects shown in figure 3.2 is simulated by a functional routine controlling the 
HOCBs of that type in the ASLP simulator. 
Registers, buses, functional units and memory modules can be added and 
removed. Detailed discussions will be given in the next section. 
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5.4.1 A List Function Simulation 
The micro-instructions of some critical list functions have been written and 
fed into the ASLP simulator. The function length is given here as an example to 
demonstrate the operations of the simulator. The micro-codes and the 
corresponding micro-instructions of the function length are shown in figure 5.5. 
For example, the meaning of the first micro-code is copying the value of the LPRO 
to the LCMCDR via the LCMAB. 
micro-codes mciro-store control point number 
address 
0 LPRO-LCMAB-> LCMCDR, 10 30 205 ZERO-HB->CRO, U 205 
ZERO-LCMAB->LCMTR 209 
1 In&PRm^ Is NULL) Goto 2， 11 212 171823 
inc^UHUJ, -jon 
[ S & S S S i f M C D R 230 202 204 208 
loop ， 255 
2 de^c^^RO) 12 181252 
Figure 5.5 The length function in the ASLP simulator 
In the 10th location of the micro-store of the simulator, 6 bits are set to one. 
Tlie 30th control bit controls the output of a value from the LPRO to the LCMAB 
while the 205th control bit controls the input of a value from the LCMAB to the 
LCMCDR. Tlie effect of setting these bits to 1 will copy a value from the LPRO 
to the LCMCDR through the LCMAB. The remaining four bits are similar. 
1 
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In the 11th location of the micro-store, 11 bits are set to one. The 180th bit 
controls the increment of the CRO. The 230th, 202th, 204th and 208th bits are 
used for the LCM read operation. The remaining bits are used for the conditional 
branch operation. 
In order to demonstrate the execution of the function length in the simulator, 
a list is assumed to have been loaded into the LCM of the simulator. The logical 
and physical structures of the list are shown in figures 5.6.a and 5.6.b respectively. 
The execution steps of the micro-instructions are shown in figure 5.6.c. 
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V 
Q 10 「 1 「 丨 7 I 7 I • I 
• 7 r - ^ 5 I 1 I 7 I 0 I 
( ^ ) 17 I 7 I 1 I 1 I Null Tag 
^ L — _ 
5 - ~ • 1〇 I 5 I 10 I 0 I 
(。）Logical Structure (b) Physical Structure 
after cycle M S location LPRO LCMCDRI L C M C A R | L C M T R CRO 
0 0 ~ 10 ' - - - “ 
1 10 ^ 10 - 0 0 
2 11 10 5 10 “ 1 0 
3 1J 10 1 7 2 0 
4 ^ 10 7 17 " 3 0 
5 11 10 7 1 4 — 1 
6 11 _ 10 
7 12 10 7 “ 1 4 1 
I 8 I 0 丨 ~ 7 一 1 4 \ 
(c) execution the function length on above list 
Figure 5.6 The execution of length function 
m 
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CHAPTER 6 
DESIGN AND IMPLEMENTATION OF THE ASLP 
6.1 Hardware 
The ASLP is partitioned into two main parts, the micro-controller and the 
main processor. The micro-controller is connected to the host computer, an 
IBM/AT. This is a general purpose micro-controller which can be used as a 
controller for different processor architecture. Micro-codes can be down-loaded 
from the host to the micro-controller. The microcontroller has its own clock and 
the execution of micro-codes in the micro-controller is not synchronize with the 
host computer. Thus, the speed of the controlled processor are not dependent 
on the host clock rate and can be plugged into different speed hosts. 
6.1.1 Microprogrammable Controller 
Since the ASLP is a highly pipelined and parallel processor, a large number 
of control signals are needed. The micro-controller has adopted a horizontal 
microprogramming approach and a wide microstore. Figure 6.1 shows the block 
diagram of the micro-controller which employs an AMD2910A microprogram 
sequencer.[AMD 1985] This general propose micro-controller can supply up to 
128 bits of control signals with an 6MHz maximum clock rate. Twenty of the 128 
bits are used for the branch address and the control of the microprogram 
sequencer. The remaining 108 bits are used to control the ASLP. The assignment 
of these 108 control signals are listed in appendix D. To allow this micro-controller 
to be used for other purposes, every attempt has been made to reduce the number 
of connections between the micro-controller and the controlled processor. The 
outputs of the micro-controller are limited to the 108 control signals and the clock 
k 
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signals for synchronization. The controlled processor only needs to provide the 
branch condition flag for the branch microinstructions. Tlie pipeline register at 
the output of the micro-store is used to synchronize the control signals and pre-load 
the next micro-instruction. The output control signals change at each rising edge 
of the micro-clock simultaneously. 
• 6 斷 r-LTT. 
t ‘ “ UCLK 
n 11 — / ^ AM2910A 
,” ‘ IR micro— ” ‘ 128-bit X 2k 
program —~• micro-store 
sequencer 
^ A A A T 
f J 2 _ _ _ ] [ 2 0 ,27 / / 4 I I I ] 
I I I I I I pipeline register 
I I branch address | 
3 丨 instructions cods | 
y, — / ~ SR I loop control | 
^ ^ BUSY I 
I I I 108 
I branch flag for sequencer control 
^ IR loaded signals . 
‘ , M OR) 
control T 
ASLP branch condition 
n ^ L 
— H R — FT^ ASLP " “ 賺 
IR: instruct ion register SR: status register 
Figure 6.1 The block diagram of the micro-controller 
The size of the micro-store is 2k x 128-bit. This 2k x 128-bit micro-store is 
designed in a dual port structure. The micro-store is designed to map onto the 
main memoiy of the host so that the host computer can alter the contents of the 
micro-store easily. Each location of the micro-store is grouped as 16 consecutive 
bytes of the memory on the host computer. Thus, the 2k locations of the 
micro-store can be accessed as a 32k bytes block in the host main memory. 
I 
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The instruction cycle of the micro-controller 、, 
The micro-programmable control unit works in a polling mode. The polling 
micro-codes and the state diagram are shown in figure 6.2. While the 
micro-programmable control unit is idle, it is actually looping at the location zero 
of the micro-store. Whenever an application program loads a value into the 
Instruction Register(IR), the branch condition flag will be activated automatically. 
It will then branch to the [IR]th location of the micro-store. At the end of each 
sequence of micro-codes, there is a jump instruction to the polling loop. Once 
more，it waits for the starting address of the next instruction to be loaded into the 
IR. 
MS(0)if (condition-flag-set) Goto 
[IR] else loop ( \ wai t fo r IR loaded 
MS([IR])the [IR]th instruction 
, host load to IR \ 
MS(f[|R])jump zero m ic「o- ins t ruc t i ons f in ish 
MS(0:The ith location of the ) @ ) 
micro-store. ^ 
[IR]: The content of the IR. ~ ^ ^ ^ 
fj: The last micro-instruction i ns t ruc t ion with the s ta r t i ng address [ IR] 
with a starting address J. 
(a) micro-program (b) state diagram 
Figure 6.2 Polling micro-program and state diagram for instruction executions 
6.1.2 Chip Selection and Allocation 
The microprogrammable controller is built on an IBM/AT bus standard 
PC-board which is pligged into one of the host computer's slots. 
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The data-flow part of the processor consists of three PC-boards, the 
TDM-board, the LCM-board and the STACK-board. The chip layout diagrams 
of these PC-boards are given in appendix C. Each PC-board has two 96-way 
connectors for data and control signal connections. A functional partition method, 
as shown in figure 6.3, has been employed. The three PC-boards are plugged into 
the ASLP mother board. The mother board is also used for control signals 
decoding, buses connection and power distribution. The Host Register (HR) is 
built on an IBM/AT bus standard PC-board which is plugged in one of the AT 
peripheral slots. The ASLP has it own power supply. The micro-controller and 
the ASLP main processor are connected by three 50-way flat cables used for 
control signals connection. The HR is connected to the ASLP mother board by 
a 64-way flat cable and this is the only path for data exchanging between the host 
and the ASLP. 
Circuit diagrams of the ASLP and the microprogrammable controller are 
given in appendix B. The design bases on standard TTL components and uses 
about 300 IC chips. Six AMD29C334 multi-port register file chips are also 
included. With these VLSI register file chips, the physical size of the ASLP is 
reduced. Unfortunately, due to local availaWlity problem, the A L U is constructed 
from 4-bit A L U and carry-look-ahead chips. The TDM and LCM are built by 
using Motorola MCM60L256,8-bit x 32k Static RAM. The access time of the two 
memory modules is 100ns. Since the ASLP is operating at 6MHz, 100ns of access 
time is more than adequate. 
Although, the AMD29C334 is a 64xl8-bit, dual read ports and dual write 
ports register file chip, due to limited number of control signals, only the first 8 
registers in each AMD29C334 are used. If the number of control signals is 
increased, more registers can be accessed in the ASLP. The performance of the 
ASLP will be increased because more information of the operating lists can stay 
in the ASLP and less data exchange between the host and the ASLP are needed. 
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Figure 6.3 Partition diagram of the ASLP 
6.2 Software 
The software development of the ASLP is divided into three levels: the 
microprograms, the high-level language libraries and application programs. Some 
utility programs have also been written for microprogram development. They are 
a micro-assembler, a macro-preprocessor and a micro-codes down-loading 
program. Detailed discussions are given in the following sections. 
6.2.1 Instruction Passing 
To prevent an application program from loading another instruction before 
the previously loaded instruction is completed，the 18th bit of the micro-store is 
used as a BUSY flag for the controller to indicate that a sequence of micro-codes 
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is being executed. The application program should monitor the BUSY flag of the 
Status Register(SR) for instruction passing. No instruction should be loaded to 
the IR before the BUSY flag turns non-active. Figure 6.4 shows the flowchart 
between the application program and the micro-controller. 
— 工 ~ ( 「 『 t ) 
. 下 , N ； ^ 
load to IR invoke wai t ing fo r 
T- \ 、 a n ins t ruct ion i ns t ruc t i on 
r - J r - i — j \ \ 
repo r t r epo r t JL 
reques t reques t N IR 
no success success oade 
I _ _ R 
^ instruction 
other s t a r t 丨oaction . 
p rocesses a t [ IR] 
application program mic厂〇一c〇nt「〇lle厂 
Figure 6.4 The flowchart of the application program and the micro-controller 
6.2.2 Microprogram Development 
The ASLP has been up and running and the software tools and applications 
are being developed. Since the ASLP is controlled by a micro-controUer， 
programmers can write their own micro-programs to perform their special list 
manipulating functions with the ASLP. To simplify the process of micro-codes 
generation, a special function micro-assembler, the ASLP Micro-Assembler 
(ASLPiiASM), has been written in Turbo C. The mnemonic definitions of the 
ASLPuASM can be changed by editing the mnemonic definition file. The basic 
i 
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micro-operations on the ASLP include data movement, memory'modules access, 
counter manipulation, conditional branch and non-conditional branch 
micro-operations, as shown in figure 6.5. 
Data Movements: 
source-bus-〉destination-j [ destination?[...] 
Memory Access: 
read( memory module) field-j [ fieldp [...]] 
write( memory module) field-j [ fieldp [...] 
Gou门ter Ms门ipulstio门： 
inc( counter register) 
ciec( counter register) 
Conditional Branch: 
if (condition ) Goto label 
Non-conditional Branch: 
Goto label 
Figure 6.5 Five types of micro-operations in the ASLP 
Since micro-operations can be executed in parallel in the ASLP, two or more 
micro-operations can be combined in one micro-instruction. For example, a 
micro-program to find the length of a given list is shown in figure 6.6. 
LI HR-HB->LPRO. HBR/HR, HBW/LPRO, 
^ g s 二〉LCMCDR’ L c f e / p A念 
ZnEU误 
t 滥 默 滥 J ^ , ) ’ t f e ^ M ^ A S ' ' LCMABW/LP/RO、 
l^n^cjCRO)， L^ TBR/LCMTR, ’LCMTBW/LTC1, LCMTBW/LTRO. 
11®札 CR^ INC, I 4 TPMc I。、 SQ由CI/ACTIVE’ SQINST/CONT. 
[ t JUMP/LTCNE. LABEL/L3. 
L5 CR(>HB->HR, HBR/CRO, HBW/HR, 
endf. SQERCI/INERT, SQINST/JZ. 
(a) macro program (b) micro program 
Figure 6.6 The micro-program of the length function 
-… t "番港 > 文 大 米 m f n y^ 
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Only five memory locations of the micro-store are occupied for the length 
function. Figure 6.6.a and b show the logical operation of the length function in 
both the macro and the actual micro-assembly formats. The third 
micro-instruction is a highly pipelined micro-instruction to read the memory and 
compare the terminating condition, the NULL type tap. The analysis of the 
execution of this micro-program is given in one of the references.[Lee 1989 
Microprogram field definition 
The micro assembler is actually a name substitution program which translates 
the mnemonic fields to their corresponded micro-codes. The definitions of the 
mnemonics of micro fields are defined in the mnemonic definition file. The syntax 
of the micro field file is shown in figure 6.7. The definition of the "stack" field is 
listed in figure 6.8 as an example. The whole mnemonic field definition file is 
listed in appendix E. 
• ‘ 
<m-fi le> ::= <field-def>* | end 
行®ld <field-name> <bit-seq>〈default〉<field-list> endf <Tieia-name> ::= <name> 
<bit-seq> ::= <number〉I <number> , <bit-sea> 
< default > :：= <bin-str> 
<field-list> ::= [ <mnemnoic-name> = <value> 1* 
<mAemnoic-n3m8> ：：= <name> 
< value > ::= <bin-str> 
二二 S 二、 ：:= a <name> | b <name> | ... z <name> I a I b | . I z 
::= 2〈[；umber> ( 1 <number> ... | 9 <number'> | 0 1 ... I 9 
<bm-str> ::= 0 <bin-str> | 1 <bin-str> | d <bin-str> | 0 | 1 | d 
Figure 6.7 BNF of mnemonic field definition file 
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I 
field stack 108，107，106 111 
reset = 000 
pop = 001 
push 二 010 
delete = 011 
top = 101 
replace = ” q 
endf 
Figure 6.8 Example of a field definition 
Micro-assembly language 
The micro-instructions listed in figure 6.6.b actually constitute the complex 
/例织/z micro-function. The syntax of the micro-assembly language for the ASLP 
is shown in figure 6.9. With this micro-assembler, programmers can write their 
own micro functions easily. 
<u-!ile> ::= <u-inst-line>* | end 
<u-inst-lme> ::= <label-name> : <u-field> | <u-field> 
<iMieid> ::= <u-oper> . | <u-oper> [ , <u-oper> 1*. 
• ^ 己 e 二 : <field-name> / <mnemnoic-name> ^ 
< label-name > <name> 
<field-name> ::= <name> 
< m 门 6 m 门 o i c - 门 : : = <name> 
<name> ：：= a <name> | b <name> | …| z <name> | a | b | …| z 
Figure 6.9 BNF of micro-assembly language 
Macro-instructions 
To simplify the programming in the micro-assembly language, a macro 
preprocessor has been written. With this macro preprocessor, higher level macro 
.—_ _ — . i 
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operations can be specified. Figure 6.10 shows some examples of macro expansion. 
The macro definition set can be extended by editing the macro preprocessor 
program. The current set of macro definition is listed in appendix F. 
Using macros such as those shown in figure 6.10 can make a micro-assembly 
program more meaningful and easier to debug. The programming time of micro 
functions can also be reduced. A full example is shown in figure 6.6. 
HR-H已->NSRO HBR/HR, HBW/HSRO 
if(CR0NE0,U\B1) JUMP/CROEQO, LABEL/LAB1 
goto(LAB2) JUMP/UNCOND, LABEL/U\B2 
next SQERCI/ACTIVE, SQINST/CONT 
rlcm(CDR CARJR) LCM/READ, LCMS/LCMCDR, LCMS/LCMCAR, LCMS/LCMTR 
wtdm(dr,tr) LCM/WRITE, TDMS/TDMDR, TDMS^DMTR 
Figure 6.10 Examples of macro expansion 
Down-loading of Micro-Codes 
The generated micro-codes can be saved in a file in the host and down-loaded 
into the micro-store of the micro-controller during system initialization. Then an 
application program can execute a sequence of micro-codes by passing the starting 
address to the micro-controller, as shown in figure 6.4. 
Interfacing to C language 
To simplify the calling of micro-programmed functions, a high-level language 
library is developed. The first library implemented is a Turbo C version. Some 
of these C function calls will be described and evaluated in the next chapter. Since 
the ASLP is a stand-alone processor which has its own execution sequence, the 
host computer can perform other processes while the ASLP is executing a function. 
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However, application programmers should handle such kind of parallelism by 
themselves because the execution times for list functions in the ASLP are 
dependent on the lengths of the input lists. 
A Turbo C Function Library 
Many list functions have been added to the Turbo C ASLP application library. 
Some of them are listed in table 6.1. They include different types of list 
manipulation functions. For example, concat and getcons are used for list 
constructions. The nth’ searchstr, searchint and member are used for list searching. 
The delete function is used for list deletion. The gcmark, gcsweep and gcunmark 
are used for garbage collection of CONS cells. Moreover, some other list functions, 
such as arithmetical and logical operations, are also included. . 
Function Name Descriptions 
length The length of an input list 
nth The nth element of an input list 
concat Concatenate two input lists 
getcons Get a free CONS cell from the Free-CONS-List 
member Check if an element belong to an input list 
equal Check if two input lists are identical 
delete Delete an element from an input list 
null Set an input list to NULL 
sum Sum up all elements of an input list 
addc Add value to each element of an input list 
max.min Find the maximum/minimum in an input list 
+，- Arithmetic functions 
and,or,not Logical functions 
searchint Search an integer value from an input list 
searchstr Search a string from an input list 
gcmark Mark ail CONS cells of an input list 
gcsweep Sweep unmark CONS cells to free-CONS-list 
gcunmark Unmark all CONS cells of an input list 
read/write LCM Read/Write the LCM 
read/write TDM Read/Write the TDM 
read/write regs. Read/Write ASLP internal registers 
Table 6.1 Functions in the Turbo C library for the ASLP 
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CHAPTER 7 
PERFORMANCE EVALUATION OF THE ASLP 
7.1 Micro-Functions in the ASLP 
Some performance results of the ASLP functions are listed in table 7.1. For 
comparison，the times of the same functions executed in a 6MHz I B M / A T 
(without the ASLP) are also shown. Al l testing programs are written in Turbo C 
language and the C function calls overheads have been deducted from the given 
figures. For standard evaluation, the length of the input list is 1000 (n= 1000) in 
the first three functions. As we can see in table 7.1，the average speed up ratio of 
the list functions is about 30. For example, length function has a higher speed up 
ratio than the getcons function. It is because pipelined list execution is possible 
in the length function. For the getcons function, no pipeline is formed so that the 
gain in speed is lower. 
function v/ith ASLP | without ASLP | ratio (ASLP: no AS[J] 
length 362 ^s 15600 “is 1:43.1 
nth 357^5 15103 ns 1:42.3 
concat 363 ns 15675 i^s 1 ： 43.2 
writelcm S^5ns 14300ns 1 :23.3 
readlcrn 620 n s 15900 ns 1 :25.6 
writetdim 512,^s 12100 n s 1:23.6 
readtdm 499ns 13200ns 1 ： 26.5 
getcons 300 n s 16500 ns 1 :20.6 
Table 7.1 Functions evaluation of having ASLP and no ASLP 
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I ! 1£ 30 50 100 " 10001 50001 1000^ 
no ASLP (ns) 15200 15937 15556 15593 15599 
ASLP (ns) 600 _ _ _ 2 0 0 120 238 362" ^ 
I ratio 25.33I 79.69I I29.63I 63.98丨 4 3 . 0 7 — 4 2 ! 4 2 . 0 5 
normal ized execut ion t ime of speed up rat io of 
time ( i n n s ) ^^Hction " leng th " funct ion " l e n g t h " 
\ , Speed ratio 
• [ 150 r 
600 - 140 -
500 \ 120 - A 
400 二 \ 100 - / \ 
^ ； _ I 100 - / 
- 2 0 -
0 ~ - ~ ‘ 1 1 . „ • 
1 2 3 . • • • J~~^ 5——•——1 
丨 e n g 协 丨 l e n g t h log(n) 
(a) (b) 
Figure 7.1 Execution time of the length function 
(All C overheads are eliminated) 
In general，the execution time of the length function is highly dependent on 
the length of the inputs. The execution time of the nth function is dependent on 
the n value. Figures 7.1 and 7.2 show the relations between value n of an input 
list and the execution time for the length and the nth functions respectively. Since 
the execution time is dependent on the value n, we only consider the average time 
for processing a CONS cell in a list and hence the execution times shown in figure 
7.1 and 7.2 are normalized by dividing by n. The normalized execution time is 
roughly constant if n is very large. That is actually the execution time of a pipeline 
cycle. 
The curves of the speed up ratios show that there exists a maximum speed 
up ratio at 11=50，which implies the highest gain is achieved when the lengths of 
the lists are between-30 to 100. The speed gain is due to the parallelism between 
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H. 10 30 50 100 " 10001 50001 1000^ 
no ASLP (ns) 15780 15693 15236 15928 15102 15279—15099 
ASLP (ns) 500 167 100 270 357 369 
I ratio 31.56| 93.971 152.36| 59.0o| 42.30 41.41 ”40.92 
normalized execution t ime of speed up rat io of 
( . 、 funct ion "n th " funct ion " n t h " 
hme (m ns) speed ratio 
• p 160 
600 - 140 - A 
5 0 0 、 120— \ 
400 100 - / \ 
100 - V -
. 2 0 -
% 2 3 4 O t _ ^ _ 5 ~ ^ 5 ^ 
length log(n) length log(n) 
(a) (b) 
Figure 7.2 Execution time of the nth function 
(All C overheads are eliminated) 
the host and the ASLP. As we have discussed in chapter 4，once the host invokes 
a sequence of micro-codes, the application program should monitor the BUSY 
flag of the status word. I f the execution time of a list function is not long enough, 
the execution of the microcodes will end before the BUSY flag is checked by the 
host. The function execution time is then equal to the interval between the BUSY 
flag checks. In the case of the length function, if the length of the processing list 
is less than 50，the total execution time will be a constant. Thus, we can explain 
the abnormal decrease of normalized execution times between n= 10 to n=50. 
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7.2 Functions in the C Library 
I ! 10 30 50 100 " 10001 50001 10000| 
no ASLP (ns) 15200 15937 15556—15228 15593 _15599 15599 
ASLP (ns) 20480 6793 4100 2280 518 ^ 352 
fratio O.74I 2.35I 3.79丨 6.68丨 30.10丨 41.82 44.32 
normalized execution time of speed up rat io of 
t i .e (in ns) ^ t i o n " length" funct ion " l eng th " 
\ ' speed ratio 
— 140 
30000 -
1 2 0 -
25000 -
‘ 1 0 0 -
20000 r . 
"\ 80 -
15000 - \ . 
• \ 50 -
10000 - \ -
• V … 
5000 - \ - ^ ^ 
• 2。- Z 
0 L—I 1 I 。 ^ ^ 
1 2 3 4 0 I ： I , 
length log(n) 1 2 3 4 
length log{n) 
(a) (b) 
Figure 7.3 Execution time of the length function 
(All C overheads are included) 
In the previous section, some list functions running in the ASLP are evaluated. 
However, the function call overheads of the processes are not included in the 
performance evaluation. In most cases, application programmers are not expected 
to write microprograms to drive the ASLP directly. The micro-functions are 
usually developed by system programmers. Thus, a set of high-level functions has 
written to support the application development. To evaluate the performance of 
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these high-level functions, the parameter passing and the function calling 
overheads have to be included. Therefore, the speed gains of these high-level 
functions are less than the values listed in the previous section. 
Figure 7.3.b shows the speed gain of the length function which is programmed 
in Turbo C and is executed by calling micro-functions in the ASLP. As we can 
see that the speed gain of the length function (when n= 1000) is 30.1. This value 
is less than the corresponding value given in table 7.1 because the parameter 
passing and function calling overheads are included in the measurement of the 
length function. The speed up gain increases with the length of the processing list. 
The value becomes a constant, e.g. 44，while the length grows beyond a certain 
value because the execution time of the function in the ASLP becomes dominant. 
Figures 7.4 to 7.7 show the normalized execution times and the speed up 
ratios of the other five functions in the C library. The maximum speed gains of 
the addc and the sum functions are higher than the others. It is because longer 
times are needed for arithmetic function executions in the host. The last function 
shown in figure 7.7 is the searchstr function which is used to search a given string 
from a given list. It is one of the most frequently used functions in expert systems 
and A I programs. 
As we can see in figures 7.3 to 7.7, the speed up ratios at the points of n = 1000 
are between 23.78 to 88.19. Those functions listed in table 7.1 are frequently used 
in A I programs and expert systems, as discussed in section 2.3. Therefore, we can 
make a conclusion that the total speed gain of an application system with the 
ASLP is about 30. 
鳞 
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H 1£ 30 50 100 1000 5000 10000 
no ASLP (ns) 15780 15693 15236 15928 15102 1 5 2 7 9 1 5 0 9 9 
ASLP (ns) 31640 10547 6352 3396 635 395 365 
ratio 0.501 1.49| 2.401 4.691 2 3 ^ 38.68 J j ^ 
normalized execution time of speed up rat io of 
funct ion "n th " funct ion " n t h " 
time (m ns) speed ratio 




25000 - \ . 
\ 100 -
20000 - \ . 
• \ 80 -
15000 - \ -
• \ 6 0 -
10000 - y -
• \ 4。- 入 
5000 - \ • ^ ^ 
2。- ^ ^ 
0 ‘ 1 ‘ ~ — 3 = = r = l •• ^ ^ • 
1 2 3 4 0 L===r=Ij_ ,__ I , 
length lo9(n) 1 2 3 4 
length log(n) 
(a) (b) 
Figure 7.4 Execution time of the nth function 
(All C overheads are included) 
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I ! 30 50 100 1000 5000 10000 
no ASLP (ns) 65120 61973 61344 60882 6 0 4 ^ 60451 60023 
ASLP (ns) 23520 7880 5184 3044 1055 877 852 
I ratio 2.77| 7.86| 11.83| 20.00| 5 7 ^ 1 68.93 " 7 0 ^ 
normalized execution time of speed up rat io of 
funct ion "addc " funct ion " a d d c " 
time (in ns) speed ratio 
140 — 
30000 -
“ 1 2 0 -
25000 -
\ 100 -
20000 A . 
- \ 80 -
15000 - \ . 
• \ 6。-
10000 - \ - X 
• \ X 
5000 - \ - X 
_ 2。- X . 
0 ——~‘ 1 1 I I ~z=] 
1 2 3 4 0 r ^ ^ I I . I . I 
length log(n) 1 2 3 4 
length log(n) 
(a) (b) 
Figure 7.5 Execution time of the addc function 
(All C overheads are included) 
I 
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H 10 30 50 100 " 10001 50001 1000^ 
no ASLP (ns) 49220 46607 46084 45722 45417 45355 45235 
ASLP (ns) 20280 6760 4056 2280 sTs 363.2 342.6 
ratio 2.431 6.891 11.36! 20.051 124.88 ^ 1 3 2 ^ 
normalized execution time of speed up ra t io of 
、 funct ion " s u m " funct ion " s u m " 




120 - / 
25000 - / 
. • / 
100 - / 
20000 r . / 
\ / 15000 - \ / 
• \ 6。- / 
10000 \ / • V / 
5000 \ / 
• 2�- Y . 
0 ‘ 1 I - ^ ^ ^ 
1 2 3 4 0 I . I . I 
length log(n) 1 2 3 4 
length log(n) 
(a) (b) 
Figure 7.6 Execution time of the sum function 
(All C overheads are included) 
I 
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IL 10 30 50 100 500 — 10001 -
no ASLP (ns) 191600 185200 181120 179760 179732 173156 
ASLP (ns) 238400 82567 51300 27460 9132 ~ 6 7 1 6 
0.80| 2.24I 3.53丨 6.55| 19.68 
normalized execution time of speed up rat io of 








150000 - \ . 
\ 8。； 
100000 - \ 
\ 60 -
50000 \ 40 -
_ 2。： Z 
0 ——. 1 , "I , -I ^ ^ , 
1 2 3 4 
, 0 ^^^i ~ 1 1 ！ I 
length 丨og(n) . „ 
' J 4 
length log(n) 
(a) (b) 
Figure 7.7 Execution time of the searchstr function 
(All C overheads are included) 
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CHAPTER 8 
FUNCTIONAL EVALUATION OF THE ASLP 
The performance of list functions executed on the ASLP is evaluated in the 
previous chapter. In this chapter, an example system will be given to demonstrate 
the applications of the ASLP and the Turbo C function library. 
8.1 A Relational Database on the ASLP 
In traditional relational database systems, data are represented by using 
arrays。For fast searching of data records, a sorted index array is frequently used. • 
For example, a university student record database can be represented in table 
form as shown in figure 8.1. 
name id age year | status | major “ 
CHEANG SIN MAN 87222330 24 6 M PHIL CSC 
CHAN SlU MING 86110001 21 2 U GRAD ELE 
农!：“!•弓- 85450123 21 1 U.GRAD CSC 
TOM WONG 86010033 23 5 M.PHIL BIO 
• • 攀 . • . 
• • • • • . 
Figure 8.1 A university student record database 
8.1.1 Data Representation 
In fact, a relational database as shown in figure 8.1 can be stored in a list 
form. The structure of the database is shown in figure 8.2. The first CONS cell 
points to the name of the database file. The second CONS cell is the head node 
of the age list which hold all the possible ages value existing in the input database 
file. A user can search the age list by searching the string "AGE" from the head 
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pointer. The 4th and 5th CONS cells are used for the year list and so OIL The 
student records are stored starting from the 10th CONS cell. The first CONS cell 
of a record points to the name string of a student, and the second one points to 
an information list which hold the other fields of the student record. 
head po in ter 
\ 
1 ( J ) ~ > "STUDENT.DB" 
2 > "AGE" 4 ( j j ) — > "YEAR" 
3 ( J I } - ^ ® - ^ "AGELIST" 5 ( J ) — ^ j ] ) - ^ "YEARLIST" 
( | ] > - ^ 5 < 
(jI>->2 
( ^ 2 5 如 3 
8 ( 3 ) — ^ "MAJOR" 6 ( j ] ) — ^ "STATUS" • 
^ "MAJORLIST" 7 "STATUSLIST" 
( j D — > "CSC" < ( T y ^ "M.PHIL." < 
> "ELE" ( j ] ) — > "U.GRAD" 
10 M J ~ > "CHEANG SIN MAN" 
1 1 ( J ) X j J ) ~ > 8 7 2 2 2 3 3 0 




( 5 D 1 
C^ I 
Figure 8«2 Student records in the ASLP 
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Since no two students have the same ID number, no ID list is needed to be 
kept. However, all the other fields in the student record are represented by 
assigning a pointer to the correspond field lists. For example, the AGE field of 
the student with the name "CHEANG SIN MAN" points to one value of the age 
list, the 24. A user can increase the age of all student by adding 1 to each element 
of the age list. While the abbreviation of the "CSC" department is changed to 
"CSD"，only the string "CSC" in the MAJOR list is needed to be altered. 
Moreover, student records with varying number of fields can also be 
represented easily in this manner because the list structure is employed. 
8.1.2 Performance of the Database System 
Some database manipulation function are implemented to evaluate the 
functional operation of the ASLP. These functions are listed as follows. 
loaddb "filename" load a database file 
savedb "filename" save a database file 
addrec add a new record 
removerec remove a record 
searchname search a record by student name 
gcmark garbage mark a list 
gcsweep garbage sweep 
gcunmark garbage unmark a list 
For comparison, a similar system is written in Turbo C. The measured speed 
gains of the system is around 10 to 30 times depending on the operations. 
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8.2 Other Potential Applications 、 
Users can write application programs on the host in a high-level language 
such as C. The function library of the ASLP can be called by the application 
programs directly. Moreover, for more efficient development of A I programs and 
expert systems in Lisp, a Lisp interpreter or compiler can be written based on the 
ASLP. 
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CHAPTER 9 
FUTURE DEVELOPMENT OF THE ASLP 
9.1 An Expert System Shell on the ASLP 
An Object-Oriented Expert System Shell [Chan 1989] is being developed on 
an I B M / A T computer which is connected to the ASLP. The object-oriented 
design shows potential benefits in large software designs and implementations. 
Its dynamic feature attracts a lot of interests in the A I area. List structures are 
very commonly used in object-oriented systems. With the assistance of the ASLP, 
the efficiency of the expert system shell can be increased. 
9.1.1 Definition of Objects 
In an object-oriented approach, there are classes and instances. Someone 
treats the instances of a class as objects but not a class. In some systems, like 
Sma l l t a l k [Goldberg 1983], a class is def ined as an instance of a metaclass. Hence, 
a class can be classified as an object. However, this may raise the question of how 
about metaclass. So it is best to generalise the definition by treating both class 
and instance as objects. This approach benefits the development of expert system 
shells because both classes and instances of knowledge are dynamic. To distinguish 
them，we name them as class object and instance object. However, for 
abbreviation, "class" will be used instead of "class object" and "object" instead of 
"instance object" in the following text. 
Classes are organized in a hierarchy. The parent of a class is the class's 
superclass. The child of a class is the class's subclass. Each class describes all 
the properties and capabilities of its instances. In a class, a set of slots and methods 
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are defined and/or inherited from its super class. Slots contain information about 
the state of an object. Methods are the operations which available inside an object. 
An object can, communicate with each other by means of messages. On receiving 
a message, an object will invoke a suitable method if the message satisfies in class 
protocols. 
Both slots and methods can be grouped into two types, the class and the 
instance. Instance slots are contained in the instance objects. Their contents can 
be different from other instances of the same class. Class slots are located at a 
class object. They are shared by all instances of that class. Instance methods are 
methods available to the instance objects while class methods are used by class 
objects only. However, the definition of instance slots and methods are usually 
stored in a class object. 
As mentioned before, there are two kinds of objects in an object-oriented 
system. They are the class and the instance objects. A class object needs to store 
the state about the class and also the definition of instances' properties. An 
instance object contains its own state only. Figure 9.1 and 9.2 show the general 
representation of these objects in a list structure. 
I 
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head pointer 
(i y > class name 
(jj)XjJ)Xjl)~> "SUPER CLASS" 
\1/ \1/ 




(T))(j]3~> "CLASS SLOT" 
\k 
( \ J > class slot name 1 
( T ^ > class slot value 1 
( T ^ > class slot name 2 
\J/ 
( T ^ > class slot value 2 ‘ 
(j]3KjD~> "INSTANCE SLOT" 
M / 
> instance slot name 1 
( T ^ > instance slot defaul t value 1 
\j/ 
( J )XJ J )> "METHOD" 
M/ \i/ 
null (T^——> method name 1 
( T ^ > method content 1 
Figure 9.1 Property list of a Class Object 
L 
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( T ^ > ob jec t name 
M/ 
( T ) ~ ^ J ) > "CLASS" 
ano the r ob jec t s (T j——> class name 
null 
( T ) X j D > "INSTANCE SLOT" 
null M J > instance s lo t n a m e 1 
\1/ 
( T ^ > instance s lo t value 1 
\l/ — ‘ 
( T ^ > instance s lot n a m e 2 
\l/ 
( T ^ > instance s lot value 2 
\l/ 
Figure 9.2 Property list of an Instance Object 
9.1.2 Knowledge Representation 
There are two types of knowledge used to describe facts and reasoning 
strategies for problem solving. They are the object and the event knowledge. The 
object knowledge consists of various facts and states about an object. It is very 
important because it identifies and endows characteristics. The event knowledge 
consists of facts or descriptions about actions or activities. Events may include 
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cause-and-effect relationships which are demonstrated by the input data that 
influence the event. They indicate activities which are based on cause-and-effect 
relationships of other events or objects. 
Object knowledge can be represented in the same way as objects in a general 
object-oriented system. The event knowledge contains a list of message names 
which can initiate an event. Moreover, it holds some conditions to check the 
validity of the event ocoirrence. These conditions include the trigger condition, 
the preconditions and the reject conditions. They are examined in different phases 
of an inference cycle. Finally, there should be an action part in the event 
knowledge, which defines the operations taken when the event occurs. 
9.1.3 Knowledge Representation in the ASLP 
The object knowledge can be represented in the object format which has 
been described before. The event knowledge can also be stored in a similar 
structure as shown in figure 9.3. The physical representation of the event 
knowledge in the ASLP is shown in figure 9.4. 
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( T ^ > event name 
( j j ) X j D K L D > "INITIATE" 
ano the r ob j ec t (T)——> message n a m e 1 
or event 
( ) > message n a m e 2 
\J/ 
null 
® K j B > "CONDITION" 
^ ~ ~ > "TRIGGER" 
\I/ 
( 7 ^ > boolean express ion 1 
( j J ) > "PRECONDITION" 
\1/ 
( T ^ > boolean express ion 2 
\i/ 
( i j ) > "REJECTION" 
\1/ 
( 7 3 ^ boolean express ion 3 
_ null 
( J } > "ACTION" 
null ( i j > ac t ion c o n t e n t 
n | / 
null 
Figure 9.3 Property list of the Event Knowledge 
f u t u r e d e v e l o p m e n t o f t h e a s l p Page 87 
t3 > event name 
\/ 
I i I 1 I 1 j 1 1 j I 
• t4 > t4 > t5 > dt2 "INIT" 
~ ~ ~ ~ ~ ~ ~ _ i ： "INITIATE" 
d t 3 " lATE" 
小 人 
another ob ject 1 ~ 7 7 [ ~ 1 、 , 
J tJ > message name 1 
or event ‘ 
t3 I > message name 2 
4/ 
t4 - ~ ~ > t3 > dt2 "COND" 
dt2 " m o " "CONDITION" 
dt3 "N" 
\/ 
LCM t y p e - t a g M | | H ^ dt2 "TRIG" 
CDR CAR d t3 | " G E R ^ 
t1 二 null data r ^ ^ 
t2 = null list 叫 > boolean expression 1 
t3 = list data 
t4 = list list y 
t5 > dt2 "PREC" 
dt2 "ONDI" "PRECONDITION" 
dt3 "TION" 
TDM t y p e - t a g V 
t4 I > boolean expression 2 
d t l = inieger 
d t2 = str ing 
dto 二 s tnnq 
end M I I 乡 dt2 "REJE" 
dt2 "CTIO" "REJECTION" 
dt3 "N" 
V 
t2 > boolean expression 3 
^ 
T2 > t3 H dt2 "ACTI" 
_ _ _ _ _ _ _ _ J _ i _ "ACTION" 
dt3 "ON" \j/ 
t1 > act ion con ten t 
Figure 9.4 Physical representation of Event Knowledge in the ASLP 
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9.1.4 Overall Structure 、 
The object-oriented expert system shell (LOX) is the aggregate of five 
functional modules. The Message Manager manages all messages passed within 
the LOX. The Knowledge Acquisition is a tool that assists the experts or knowledge 
engineers to manipulate the knowledge base during the development or 
maintenances of the system. The Knowledge Base contains specific information 
in the expert domain area (domain knowledge) such as facts and events. The User 
Interface acts as a bridge between end-users and the system. The Inference Engine 
plays a role that consults the knowledge base to develop solutions or to construct 
a decision. The above modules are implemented as instance objects that inherit 
slots and methods from their class belonged and their super class(es). These 
modules communicate with each other by sending message. The class hierarchy 
of the LOX is shown in figure 9.5. The whole system is now being implemented 
based on the ASLP. 
System 
Message Manager 
Agenda ! Buf fe r ! Knowledge P r o c e s s ] | Trigger Knowledge 
\ V A c q u i s i t i o n 7 ~ ~ Base 
\ \ ^ . -
\ \ User / / Event O b j e c t ~ 
\ \ In ter face / / Knowledge Know ledge 
\ I n f e r e n c e K J E ^ U s e r 
⑷丨门e ~ K n o w l e d g e Defined 
Records Classes 
Figure 9.5 Classes hierarchy of the LOX 
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9.2 Reducing the Physical Size by Employing VLSIs 
Because the prototype ASLP is based on standard TTL logic ICs and PALs, 
the physical size of the ASLP is relatively large. A parallel project is to implement 
some parts of the ASLP by using VLSI techniques. The LPl is an Application 
Specific Integrated Circuit(ASIC) designed to integrate the functions of the 
TDM-board, mainly the ALU, NSRs，and DTRs. The LP l will be packed in an 
84-pin package and the pin assignment of the LP l is shown in figure 9.6. The 
functional block diagram of the LPl is also shown in figure 9.7. As we can see, 
each LP l is actually an 8-bit slice A L U and registers. Four LP l chips can be 
connected to replace most of the chips on the TDM-board. The connections of 
four such LPls are shown in figure 9.8. The chip-count of the TTL version 
TDM-board is 64. By using the LPl chips, the chip-count will be reduced to 17. 
The size of the TDM-board can be reduced by 50% approximately. I f all the 
components, except the memory chips which are already highly integrated, are 
implemented in ASIC chips, the size of the ASLP can be reduced at least by 60%, 
The whole ASLP will be fitted into one IBM/AT bus standard size peripheral 
board which can be plugged directly into an IBM/AT personal computer. 
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1 
I TDMTB I I 
I ^ DTCRO \ I 
广 DTRs ^ n 1 . 1 
——^—— ^ = < • DTCR0=DTCR1 
• • ‘ J——1 
I 8 1 ” ^ DTCR1 
HB data _ ^ i K 
I - i i , 5 I 
Contro l Signals | ‘ — — 爹 1 丁 隱 [ " 如 TDMTB data 
ASLPCLK j • decoder I I I S ~ I , 8 I ‘ 
I I 乡 T D M D R ^ r ^ TDMDB data 
i I K I 
I NSRs r ^ ^ \ I A=B flag 
1 I \ ALU / C o u t I • \ r——‘ 丨 carry status I f ^ T ^ I _ I ——‘—— ^ i 
Vcc & GND I ^ 4 - b i t Shif t , ~ S o u t 
I ^ Register ^ _ ^ _ _ | — — 
I I ————丨4 I S m 
I i ~ ~ I 
I TDMDB 因 8 -
L 1 
Figure 9.7 Functional block diagram of the LPl 
Carry Lookahead Genera tor 
。. ~ ~ “ } I I I ‘ 
t T t I I~~~Cout 
~ ^ A=B 
con t ro l signals LP l — > LP l L P l L P l 
— — ^ DTCEQ 
Fs I 8 > 8 > 8 > 5 
c j 
TDM(DR) TDM(TR) 
Figure 9.8 Connections of four LPls 
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CHAPTER 10 
CONCLUSION 
List is a commonly used data structure in A I programs and expert systems. 
Lisp is a functional program language which employs the list as the main data 
structure. The execution of Lisp on a conventional computer is very inefficient 
due to the overheads and the memory access mechanisms. A Lisp machine could 
be the best approach to solve the performance problem of a Lisp system. However, 
to design a new Lisp machine needs tremendous man power and financial 
resources. Also, a new Lisp interpreter or compiler is needed on a Lisp machine. 
Therefore, a compromised solution proposed here is to use a conventional 
programming language, such as C，with an efficient list processor, the ASLP. 
The proposed architecture in this thesis uses a parallel memory access 
approach. The two memory modules can be accessed by the processor 
simultaneously. The ASLP can be an extension of any microcomputer with a good 
software environment. The ASLP together with a set of external driver routines 
specifically developed will make the development and the using of A I software 
much more efficient. Since the ASLP is microprogrammable, the functions of the 
ASLP can also be modified and extended easily. The simulation results show an 
average speed up ratios between 2.4 to 142.0 for the list manipulation functions 
compared to a personal computer depending on the length of the list being 
processed. But the development and production cost of this system is only a 
fraction of the specially designed "Lisp machines". 
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Parallelism and pipelining concepts have been fully exploited in the design 
of the ASLP. The multiple memory modules, multiple buses, wide memory and 
one-to-many registers movements are the basic features to support the parallelism 
of the ASLP microinstructions. Parallel memory access mechanism supports the 
pipelining in the LCM and TDM access. An IBM/AT microcomputer is used as 
the host computer for I / O operations and programming developments. Existing 
languages for the I B M / A T can be enhanced to aid the development of A I 
applications. Because no external software redevelopment is required, the 
development cost will be very low. The design is so flexible that it can be adapted 
for any micro system and even mainframe computers. Initial estimation results 
have shown that significant gains are possible. 
A general architectural PC-based simulator has been developed in C 
language for the ASLP design feasibility study and performance analysis. The 
simulator employed the activity-oriented approach. Al l activities are scanned in 
a fixed order in a software loop. A l l simulated objects are represented by a 
generalized data structure called the Hardware Object Control Block. System 
designers can edit the hardware object declaration file to model a processor being 
simulated. The HOCB processor simulator can be used to simulate a wide range 
of processor architecture. With the aid of this simulator, micro-instructions can 
be developed and tested. The execution times of some list functions on thel-eal 
ASLP are also evaluated.[Cheang 1988: 
The hardware part of the ASLP has been designed and implemented. Since 
the ASLP is a microprogrammable processor, a microprogram control unit has 
been constructed for control sequence handling. The hardware of the ASLP is 
partitioned into 3 PG-boards. Since the hardware design of the ASLP is based on 
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TTL ICs, the physical size of the ASLP is relatively large. Thus, ASIC technique 
is being used to integrate the components. The size of the ASLP could be reduced 
by 60%. An I B M / A T has been employed as a host computer for micro-codes 
design，system initialization and application software developments. The ASLP 
works in a polling mode and an application program can invoke a sequence of 
micro-codes by loading the starting address into the IR. 
In the hardware implementation phase, the author faced some problems such 
as printed circuit boards design, noise problem in data exchange between buses. 
Fortunately, all these problems had been solved one by one. 
A micro-assembler has been written for the micro-programs translation. The 
definition of the fields can be altered. A set of Turbo C list functions have been 
developed and a library assembled. To demonstrate the operations and 
performance of the ASLP, some of these functions are selected to compare with 
functions developed in C only. The average speed gain is 30. And the maximum 
speed gain of some functions can be as high as 150. Actually, the ASLP is not 
only a list processor, but also a general pointer data structure handling processor 
for symbolic computation. The functions of the ASLP can be altered by loading 
different micro-codes. 
The functional testing phase of the ASLP has already been completed. Some 
applications of the ASLP have been explored and found to be very satisfactory. 
The remaining works are in further application developments. An object-oriented 
expert system shell is being written on the ASLP. Many other systems can be 
developed with the ASLP, such as a Lisp interpreter or compiler developed for a 
Lisp version on the ASLP. 
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APPENDIX B 
ASLP CIRCUIT DIAGRAMS 
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ASLP P C - B o a r d 4 (LPR, DPR, LTR and LCM) 
< ： 9 , 2 " ^ 
" 一 C D N N E C T D R S41 (HB) C D N N E C T D R S 4 2 ( T D M A B ) , 
.74LS08 ^ 
74ri38 n Z ^ 1.74⑴2 I |.74ri38 | * * _ 
^ X \ 
. 7 4 L S 6 8 8 T 寸 ] ^ • 1 、 n n 
；;I LTCRo n r? m C U . 74f-373 ^ u u - ON crs 〇 rTTF^~ 巧 ^ cv oj 
74F02 
^ lcmtb lcmab lcmab 
I. 74F245 I. 74F245 . 74F245 . 74F245 . 74F245 74厂245 敞 益 
L C M T R L C M C D R O L C M C D R I L C M C A R O ' L C M C A R I ' L C M C A R E 
1. 74F373 I • 74F373 I 74F373 I 74F373 74F373 74F"373 gAL-iC^ ^ 
I I • —I I* I * • • , j ^L id lyA '—I J I _ • • 
2 2 2 2 o o 1 一丄 -一丄 汽丄 汽丄 J 74r02 74LS08 
i s • • — 
i i I i i i I I § S a. LCMARO 
^^ sg 55 5 | 5 | S | < 1. 7们73 d 1 1 1 . . H LCMARl I 」 . 7 4 r 3 7 3 
• I 
L 
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APPENDIX D 
MICRO-CONTROL SIGNAL ASSIGNMENT 
function description name slot pin no. 
0 CM address 0 CMAO Micro-controller 
1 CM address 1 CMA1 Micro-controller 
2 CM address 2 CMA2 Micro-controller 
3 CM address 3 CMA3 Micro-controller 
4 CM address 4 CMA4 Micro-controller 
5 CM address 5 CMA5 Micro-controller 
6 CM address 6 CMA6 Micro-controller 
7 CM address 7 CMA7 Micro-controller 
8 CM address 8 CMA8 Micro-controller 
9 CM address 9 CMA9 Micro-controller 
10 CM address 10 CMA10 Micro-controller 
12 SQER instruction select 0 SQIO 0:JZ Micro-controller 
13 SQER instruction select 1 SQI1 1:CJS Micro-controller 
14 SQER instruction select 2 SQI2 2:JMAP Micro-controller 













SQER CI pin . SQCI Micro-controller 
I SQER /RLD pin SQRLD Micro-controller 
8 busy flag BUSY Micro-controller 
I y 
20 Branch flag select 0 BFSO Main Board 
21 Branch flag select 1 BFS1 Main Board 
22 Branch flag select 2 BFS2 Main Board 
23 Branch flag select 3 BFS3 Main Board 
24 Branch flag select 5 BFS4 Main Board 
25 Flag set/reset select ^ Main Board 
2 6 “ 
28 HB read object select 0 HBRSO 0:HR Main Board 
29 HB read object select 1 HBRS1 1:NSR Main Board 
30 HB read object select 2 HBRS2 2:DTR Main Board 





, „ 14:Disp 
32 HB read register address 0 HBRAO 11B28/31B28/41B28 
33 Hg read register address 1 HBRA1 11B29/31B29/41B29 
34 HB read register address 2 HBRA2 11B30/31B30/41B30 
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35 HB write object select 0 HBWSO 0:HR Main Board 
36 HB write object select 1 HBWS1 1:NSR Main Board 
37 HB write object select 2 HBWS2 2:DTR Main Board 





39 HB write register address 0 HBWAO 11B23/31B23/41B23 
40 HB write register address 1 HBWA1 11B24/31B24/41B24 
41 HB write register address 2 HBWA2 11B25/31B25/41B25 
42 TDMTB read object select 0 TDMTBRSO 0:DTR 11B03 
43 TDMTB read object select 1 TDMTBRS1 2:TDMTR 11B04 
44 TDMTB read register address 0 TDMTBRAO 11B13 
45 TDMTB read register address 1 TDMTBRA1 11B14 
46 TDMTB read register address 2 TDMTBRA2 11B15 
47 TDMTB write DTRs TDMTBWDT 11B18 
R 
48 TDMTB write register address 0 TDMTBWAO 11608 
49 TDMTB write register address 1 TDMTBWA1 11B09 
50 TDMTB write register address 2 TDMTBWA2 11 BIO 
51 TDMTB write DTCO TDMTBWDT 11B19 
CO 
52 TDMTB write DTC1 TDMTBWDT 11B20 
C1 
53 TDMTB write TDMTR TDMTBWTD 11B21 
54 TDMDB read object select 0 TDMDBRSO 0:ACC 12B28 
55 TDMDB read object select 1 TDMDBRS1 1:NSR 12B29 
2:TDMDR 
56 TDMDB read register address 0 TDMDBRAO 12B18 
57 TDMDB read register address 1 TDMDBRA1 12B19 -
58 TDMDB read register address 2 TDMDBRA2 12820 
59 TDMDB write NSRs TDMDBWNS ^2B23 ~ 
R 
60 TDMDB write register address 0 TDMDBWAO 12B13 
61 TDMDB write register address 1 TDMDBWA1 12B14 
62 TDMDB write register address 2 TDMDBWA2 12B15 
63 TDMDB write TDMDR TDMDBWTD 11B21 
64 ALU function select 0 ALU SO 12B08 
65 ALU function select 1 ALUS1 12B09 
66 ALU function select 2 ALUS2 12B10 
67 ALU function select 3 ALUS3 12B11 
68 TDM read/write select TDMR/W 12B03 
69 TDM r/w select TDMTR TDMSTDMT 12B04 
R 
70 TDM r/w select TDMDR TDMSTDMD 12B05 
R 
71 LCMAB read object select 0 LCMABRSO 0:LPR 41603 
72 LCMAB read object select 1 LCMABRS1 1:LCMCDR 41B04 
73 LCMAB read register address 0 LCMABRAO 41A23 
74 LCMAB read register address 1 LCMABRA1 41A24 
75 LCMAB read register address 2 LCMABRA2 41A25 
76 LCMAB write LPRs LCMABWLP 41A13 
R 
77 LCMAB write register addressO LCMABWAO 41A18 
78 LCMAB write register addressi LCMABWA1 41A19 
79 LCMAB write register address2 LCMABWA2 41A20 
80 LCMAB write LCMCDR LCMABWLC 41AI4 
MCDR 
81 LCMAB write LCMAR LCMABWLC 41A15 
M^ 
82 LCMTB read object select 0 LCMTBRSO 0:LTR 41 BOS 
83 LCMTB read object select 1 LCMTBRS1 1:LCMTR 41B06 
84 LCMTB read register address 0 LCMTB RAO 41B13 
85 LCMTB read register address 1 LCMTBRA1 41B14 
86 LCMTB read register address 2 LCMTBRA2 41B15 
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87 LCMTB write LTRs LCMTBWLT 41B18 
R 
88 LCMTB write register address 0 LCMTBWAO 41B08 
89 LCMTB write register address 1 LCMTBWA1 41B09 
90 LCMTB write register address 2 LCMTBWA2 41 BIO 
91 LCMTB write LTCO LCMTBWLT 41B19 
CO 92 LCMTB write LTCl LCMTBWLT 41B20 
C1 93 LCMTB write LCMTR LCMTBWLC 41B21 
94 TDMAB read object select 0 TDMABRSO 0:DPR Main Board 
95 TDMAB read object select 1 TDMABRS1 1:STACK Main Board 
96 TDMAB read object select 2 TDMA已RS2 2:LCMCAR Main Board 
97 TDMAB read register address 0 TDMABRAO 42B13 
98 TDMAB read register address 1 TDMABRA1 42B14 
99 TDMAB read register address 2 TDMABRA2 42B15 
100 TDMAB write DPRs TDMABWDP 42BI8 
R 
101 TDMA已 write register address 0 TDMABWAO 42B08 
102 TDMAB write register address 1 TDMABWA1 42B09 
103 TDMAB write register address 2 TDMABWA2 42B10 
104 TDMAB write LCMCAR TDMABWLC 42B19 
MCAR 105 TDMAB write TDMAR TDMABWTD 12A01 
106 STACK function select 0 STACKS。 32B28 
107 STACK function select 1 STACKSl 32B29 
108 STACK function select 2 STACKS2 32B30 
109 LCM read/write select LCMR/W 42B23 
110 LCM r/w select LCMCDR LCMSLCMC 42B25 
DR 
111 LCM r/w select LCMTR LCMSLCMT 42B24 
R 
112 LCM r/w select LCMCAR LCMSLCMC 22B26 
AR 
113 CRO++ CRUO 31B13 
114 CR1 + + CRU1 31B14 
115 CR2++ CRU2 31B15 
116 CR3++ CRU3 31B16 
117 CRO-- CRDO 31B18 
118 c m - CRD1 31B19 
119 CR2- CRD2 31B20 
120 CR3- CRD3 31B21 
J 21 Select user flag SUF Main Board 
122 Set/Clear user flag UFS/C Main Board 
123 User flag address 0 UFAO Main Board 








2 ； The micro-store address for branch micr-instruction 
3 ；============================================================= 
4 ; 
5 FIELD LABEL 11 to 0 000000000000 
6 ENDF 
7 ；============================================================= 
8 ； The control instructions for AMD2910-A 
9 ；========================================== 10 ; 
11 FIELD SQINST 15,14,13,12 0000 
12 JZ EQU 0000 
13 CJS EQU 0001 
14 JMAP EQU 0010 
15 CJP EQU 0011 
16 PUSH EQU 0100 
17 JSRP EQU 0101 
18 CJV EQU 0110 
19 JRP EQU 0111 
20 RFCT EQU 1000 
21 RPCT EQU 1001 
22 CRTN EQU 1010 
23 CJPP EQU 1011 “ 
24 LDCT EQU 1100 
25 LOOP EQU 1101 
26 CONT EQU 1110 
27 TWB EQU 1111 
28 ENDF 
29 � ================= 
30 ； The AMD2910-A CI signal 
31 ； Carry input to incrementer for microprogram counter 
32 J=======二 
33 ； 
34 FIELD SQERCI 16 1 ； increment 
35 ACTIVE = 1 
36 INERT = 0 
37 ENDF 
38 ：====================================-------_---_________ 
39 ； The AMD2910-A /RLD signal 
40 ； When LOW forces loading of register/counter regardless 
41 ； instruction or condition 
42 ；================================================= 
43 ； 
FIELD SQERRLD 17 1 ； non-active 
45 ACTIVE = 0 
46 INERT = 1 
47 ENDF 
48 ； ==========================================：==：==：===：====：：：=；1===== 
49 ； The BUSY flag 
50 ；============================== = 
51 ； 
52 FIELD BUSY 18 0 • BUSY 
53 ACTIVE = 0 ‘ 
54 INERT = 1 
55 ENDF 
56 /=======================================—===——————————————____ 
57 ； Reserved for extendi on 
58 ；==============================================——= = = 
59 ; 
60 FIELD MOUSED 19 0 
61 ENDF 
62 J 二 — — — — — — — — — — — — — — — — 
63 ； Branch flags selection. 64 ———————————— 
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65 ; 
66 FIELD JUMP 25,24,23,22,21,20 111111 
67 CROEQO = 000000 ； flag 0 for CR0=0 
68 CRONEO = 100000 ； flag 0 for CROoO 
69 CR0EQ1 = 000001 ； flag 1 for CR0=-1 
70 CR0NE1 = 100001 ； flag 1 for CR0<>-1 
71 CR1EQ0 = 000010 ； flag 2 for CR1=0 
72 CR1NE0 = 100010 ； flag 2 for CR1<>0 
73 CR1EQ1 = 000011 ； flag 3 for CR1=-1 
74 CR1NE1 = 100011 ； flag 3 for CR1<>-1 
75 CR2EQ0 = 000100 ； flag 4 for CR2=0 
76 CR2NE0 = 100100 ； flag 4 for CR2<>0 
77 CR2EQ1 = 000101 ； flag 5 for CR2=-1 
78 CR2NE1 = 100101 ； flag 5 for CR2<>-1 
79 CR3EQ0 = 000110 ； flag 6 for CR3=0 
80 CR3NE0 = 100110 ； flag 6 for CR3<>0 
81 CR3EQ1 = 000111 ； flag 7 for CR3=-1 
82 CR3NE1 = 100111 ； flag 7 for CR3<>-1 
83 ACCLT = 001000 ； flag 8 for ACC<0 
84 ACCGE = 101000 ； flag 8 for ACC>=0 
85 ACCEQ = 001001 ； flag 9 for ACC=0 
86 ACCNE = 101001 ； flag 9 for A C C o O 
87 ACCGT = 001010 ； flag 10 for A C O O 
88 ACCLE = 101010 ； flag 10 for ACC<=0 
89 DTEQ = 001011 ； flag 11 for ACC=0 AND DTC0=DTC1 
90 DTNE = 101011 ； flag 11 for ACC<>0 OR DTC0<>DTC1 
91 DTCEQ = 001100 ； flag 12 for DTC0=DTC1 
92 DTCNE = 101100 ； flag 12 for DTCOoDTCI 
93 LTCEQ = 001101 ； flag 13 for LTC0=LTC1 
94 LTCNE = 101101 ； flag 13 for LTCOoLTCI 
95 SEMPTY = 001110 ； flag 14 for STACK EMPTY 
96 SNEMPTY = 101110 ； flag 14 for STACK NOT EMPTY 
97 UFOC = 010000 ； flag 16 for UFLAG0=0 -
98 UFOS = 110000 ； flag 16 for UFLAG0=1 
99 UF1C = 010001 ； flag 17 for UFLAG1=0 
100 UF1S = 110001 ； flag 17 for UFLAG1=1 
101 UF2C = 010010 ； flag 18 for UFLAG2=0 
102 UF2S = 110010 ； flag 18 for UFLAG2=1 
103 UF3C = 010011 ； flag 19 for UFLAG3=0 
104 UF3S = 110011 ； flag 19 for UFLAG3=1 
105 LTCOBITOC = 010100 ； flag 20 for LTC0BIT0=0 
106 LTCOBITOS = 110100 ； flag 20 for LTC0BIT0=1 
107 LTCOBITIC = 010101 ； flag 21 for LTC0BIT1=0 
108 LTC0BIT1S = 110101 ； flag 21 for LTC0BIT1=1 
109 LTC0BIT2C = 010110 ； flag 22 for LTC0BIT2=0 
110 LTC0BIT2S = 110110 ； flag 22 for LTC0BIT2=1 
111 LTC0BIT3C = 010111 ； flag 23 for LTC0BIT3=0 
112 LTC0BIT3S = 110111 ； flag 23 for LTC0BIT3=1 
113 UNCOND = 011111 ； unconditional branch. 
114 ENDF 
115 ；============================================================= 
116 ； Reserved for extendi on 
117 ；============================================================= 
118 ; 
119 FIELD NOUSED 27,26 11 
120 ENDF 
121 ；============================================================= 
122 ； The HB read object selection 
123 ；============================================================= 
124 ; 
125 FIELD HBR 34,33,32,31,30,29,28 1111111 
126 HR = DDDOOOO 
127 NSRO = 0000001 
128 ZEROS = 0000001 ； nsrO = zeros 
129 NSR1 = 0010001 
130 ONES = 0010001 ； nsr1 = ones 
131 NSR2 = 0100001 
132 NSR3 = 0110001 
133 NSR4 = 1000001 
134 NSR5 = 1010001 
135 NSR6 = 1100001 
136 NSR7 = 1110001 
137 DTRO = 0000010 
138 ADDRESS = 0000010 ； dtrO = address 
139 DTR1 = 0010010 
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140 STRING = 0010010 ； dtr1 = string 
141 DTR2 = 0100010 
142 STRINGEND = 0100010 ； dtr2 = stringend 
143 DTR3 = 0110010 
144 INTEGER = 0110010 ； dtr3 = integer 
145 DTR4 = 1000010 
146 USER = 1000010 ； dtr4 = user 
147 DTRS = 1010010 
148 DTR6 = 1100010 
149 DTR7 = 1110010 
150 LPRO = 0000011 
151 FLR = 0000011 ； Ipro = fir 
152 LPR1 = 0010011 
153 LPR2 = 0100011 
154 LPR3 = 0110011 
155 LPR4 = 1000011 
156 LPRS = 1010011 
157 LPR6 = 1100011 
158 LPR7 = 1110011 
159 LTRO = 0000100 
160 NULLDATA = 0000100 ； ItrO = nuUdata 
161 LTR1 = 0010100 
162 NULLLIST = 0010100 ； Itrl = null list 
163 LTR2 = 0100100 
164 LISTDATA = 0100100 ； ltr2 = listdata 
165 LTR3 = 0110100 
166 LISTLIST = 0110100 ； lpt3 = listlist 
167 LTR4 = 1000100 
168 LTRS = 1010100 
169 LTR6 = 1100100 
170 LTR7 = 1110100 
171 DPRO = 0000101 
172 FDR = 0000101 ； dprO = fdr -
173 DPR1 = 0010101 
174 DPR2 = 0100101 
175 DPR3 = 0110101 
176 DPR4 = 1000101 
177 DPRS = 1010101 
178 DPR6 = 1100101 
179 DPR7 = 1110101 
180 CRO = D000110 
181 CR1 = D010110 
182 CR2 = D100110 
183 CR3 = D110110 
184 PSW = DDD0111 
185 ； DISP = DDD1110 
186 EndF 
187 J = === = = = = = = = = === = ===: = === ==== = ===== = ==== = ==:r= = =========z:= = ====r 
188 ； The HB write object selection 
189 ； =============================================== 190 ; 
191 FIELD HBW 41,40,39,38,37,36,35 1111111 
192 HR = DDDOOOO 
193 NSRO = 0000001 
194 ZEROS = 0000001 
195 NSR1 = 0010001 
196 ONES = 0010001 
197 NSR2 = 0100001 
198 NSR3 = 0110001 
199 NSR3 = 0110001 
200 NSR4 = 1000001 
201 NSRS = 1010001 
202 NSR6 = 1100001 
203 NSR7 = 1110001 
204 DTRO = 0000010 
205 ADDRESS = 0000010 
206 DTR1 = 0010010 
207 STRING = 0010010 
208 DTR2 = 0100010 
209 STRINGEND = 0100010 
210 DTR3 = 0110010 
211 INTEGER = 0110010 
212 DTR4 = 1000010 
213 USER = 1000010 
2 U DTRS = 1010010 
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215 DTR6 = 1100010 
216 DTR7 = 1110010 
217 LPRO = 0000011 
218 FLR = 0000011 
219 LPR1 = 0010011 
220 LPR2 = 0100011 
221 LPR3 = 0110011 
222 LPR4 = 1000011 
223 LPR5 = 1010011 
224 LPR6 = 1100011 
225 LPR7 = 1110011 
226 LTRO = 0000100 
227 NULLDATA = 0000100 
228 LTR1 = 0010100 
229 NULLLIST = 0010100 
230 LTR2 = 0100100 
231 LISTDATA = 0100100 
232 LTR3 = 0110100 
233 LISTLIST = 0110100 
234 LTR4 = 1000100 
235 LTR5 = 1010100 
236 LTR6 = 1100100 
237 LTR7 = 1110100 
238 DPRO = 0000101 
239 FDR = 0000101 
240 DPR1 = 0010101 
241 DPR2 = 0100101 
242 DPR3 = 0110101 
243 DPR4 = 1000101 
244 DPR5 = 1010101 
245 DPR6 = 1100101 
246 DPR7 = 1110101 
247 CRO = D000110 -
248 CR1 = D010110 
249 CR2 = D100110 
250 CR3 = D110110 
251 ； DISP = DDD1110 
252 ENDF 
253 ；================================================:===:======== 
254 ； The TDMTB read object selection 
255 ；======================================================== 
256 ; 
257 FIELD TDMTBR 46,45,44,43,42 11111 
258 DTRO = 00000 
259 ADDRESS = 00000 
260 DTR1 = 00100 
261 STRING = 00100 
262 DTR2 = 01000 
263 STRINGEND = 01000 
264 DTR3 = 01100 
265 INTEGER = 01100 
266 DTR4 = 10000 
267 USER = 10000 
268 DTRS = 10100 
269 DTR6 = 11000 
270 DTR7 = 11100 
271 TDMTR = DDDIO 
272 ENDF 
273 ；============================================================= 
274 ； The TDMTB write object selection 
275 ；=============================================== 
276 ; 
277 FIELD TDMTBW 50,49,48,47 1111 
278 DTRO = 0000 
279 ADDRESS = 0000 
280 DTR1 = 0010 
281 STRING = 0010 
282 DTR2 = 0100 
283 STRINGEND = 0100 
284 DTR3 = 0110 
285 INTEGER = 0110 
286 DTR4 = 1000 
287 USER = 1000 
288 DTRS = 1010 
289 DTR6 = 1100 
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290 DTR7 = 1110 
291 ENDF 
292 ；============================================================= 293 ； The TDMTB write DTCO 
294 ；============================================================= 
295 ; 
296 FIELD TDMTBW 51 1 
297 DTCO = 0 
298 ENDF 
299 ；==========================:======：：========二================== 
300 ； The TDMTB write DTC1 
301 ；=============================二=========二===================== 
302 ； 
303 FIELD TDMTBW 52 1 
304 DTC1 = 0 
305 ENDF 
3 0 6 : = = — = = = = = = 二 = = — m ~ — — — — ~ = = — ~ ~ ^ ™ ~ ^ ~ ~ ~ ~ ~ ^ = ^ ~ ~ ^ _ 一一 ~ ~ — — — ^ 一 ^ — ^ 一 ^  一——» 
307 ； The TDMTB write DTC1 
308 ;============================================================-
309 ; 
310 FIELD TDMTBW 53 1 
311 TDMTR = 0 
312 ENDF 
313 ；========================================二==================== 
314 ； The TDMDB read object selection 
315 ；============================================================= 
316 ; 
3 1 7 FIELD TDMDBR 58,57,56,55,54 11111 
318 ACC = DDDOO 
319 NSRO = 00001 
320 ZEROS = 00001 
321 NSR1 = 00101 
322 ONES = 00101 -
323 NSR2 = 01001 
324 NSR3 = 01101 
325 NSR4 = 10001 
326 NSR5 = 10101 
327 NSR6 = 11001 
328 NSR7 = 11101 
329 TDMDR = DDDIO 
330 ENDF 
331 ；=======================================二========:============ 
332 ； The TDMDB write object selection 
333 ；========================================== 
334 ; 
335 FIELD TDMDBW 62,61,60,59 11” 
336 NSRO = 0000 
337 ZEROS = 0000 
338 NSR1 = 0010 
339 ONES = 0010 
340 NSR2 = 0100 
341 NSR3 = 0110 
342 NSR4 = 1000 
343 NSR5 = 1010 
344 NSR6 = 1100 
345 NSR7 = 1110 
346 ENDF 
348 ； The TDMDB write TDMDR ~ 
349 ；=========================================== 
350 ; 
351 FIELD TDMDBW 63 1 
352 TDMDR = 0 
353 ENDF 
354 ；============================================================= 
355 ； The TDMDB write ACC —__ 
356 ；===================================== 
357 ； 
358 FIELD TDMDBW 67,66,65,64 1111 
359 ACC = 0000 
360 ENDF 
361 ；================================:=======---3----_________ 
362 ； The ALU function 
363 ；===========================================--= …= _ _ 
364 ； 
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365 FIELD ALU 67,66,65,64 1111 
366 RTDMDB = 0000 
367 OR = 0001 
368 AND = 0010 
369 XOR = 0011 
370 MINUS = 0100 
371 PLUS = 0101 
372 CMP = 0110 
373 NOTB = 0111 
374 ZEROS = 1000 
375 ONES = 1001 
376 NOP = 1010 
377 SRA = 1011 
378 NOP = 1100 
379 SLA = 1101 
380 NOTA = 1110 
381 A = 1111 
382 ENDF 
383 ；============================================================二 
384 ； The TDM read/write selection 
385 ；============================================================= 
386 ; 
387 FIELD TDM 68 1 
388 READ = 0 
389 WRITE = 1 
390 ENDF 
3 9 1 z========二==二==二===二二==二==二========二==二=================————一一 
392 ； The TDM read/write TDMTR 
393 ;============:=============================:==:===:======--=--
394 ； 
395 FIELD TDMS 69 1 
396 TR = 0 
397 ENDF -
398 ；=======================:===================================== 
399 ； The TDM read/write TDMDR 
400 ； ======================================= 
401 ； 
402 FIELD TDMS 70 1 
403 DR = 0 
404 ENDF 
405 ；==============================:===================:===二====== 
406 ； The LCMAB read object selection 
407 ；============================================= 408 ; 
409 FIELD LCMABR 75,74,73,72,71 11111 
410 LPRO = 00000 
411 FLR = 00000 
412 LPR1 = 00100 
413 LPR2 = 01000 
414 LPR3 = 01100 
415 LPR4 = 10000 
416 LPRS = 10100 
417 LPR6 = 11000 
418 LPR7 = 11100 
419 LCMCDR = DDD01 
420 ENDF 
421 ；======================================================== 
422 ； The LCMAB write LPR 
423 ； ============================================ = 
424 ； “ 
425 FIELD LCMABW 79,78,77,76 1111 
426 LPRO = 0000 
427 FLR = 0000 
428 LPR1 = 0010 
429 LPR2 = 0100 
430 LPR3 = 0110 
431 LPR4 = 1000 
432 LPRS = 1010 
433 LPR6 = 1100 
434 LPR7 = 1110 
435 ENDF 
436 ；============================================================= 
437 ； The LCMAB write LCMCDR 
438 ；==================== 
439 ； 
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440 FIELD LCMABW 80 1 
441 LCMCDR = 0 
442 ENDF 
443 ；============================================================= 
4“ ； The LCMAB write LCMAR 
445 ；============================================================= 
446 ; 
447 FIELD LCMABW 81 1 
448 LCMAR = 0 
449 ENDF 
450 ；============================================================= 
451 ； The LCMTB read object selection 
452 ;=================:=======:======================:===========-
453 ; 
454 FIELD LCMTBR 86,85,84,83,82 11111 
455 LTRO = 00000 
456 NULLDATA = 00000 
457 LTR1 = 00100 
458 NULLLIST = 00100 
459 LTR2 = 01000 
460 LISTDATA = 01000 
461 LTR3 = 01100 
462 LISTLIST = 01100 
463 LTR4 = 10000 
464 LTRS = 10100 
465 LTR6 = 11000 
466 LTR7 = 11100 
467 LCMTR = DDD01 
468 ENDF 
469 ；============================================================= 
470 ； The LCMTB write LTR 471 ————————————————— 
472 ； -
473 FIELD LCMTBW 90,89,88,87 1111 
474 LTRO = 0000 
475 NULLDATA = 0000 
476 LTR1 = 0010 
477 NULLLIST = 0010 
478 LTR2 = 0100 
479 LISTDATA = 0100 
480 LTR3 = 0110 
481 LISTLIST = 0110 
482 LTR4 = 1000 
483 LTRS = 1010 
484 LTR6 = 1100 
485 LTR7 = 1110 
486 ENDF 
488 ； The LCMTB write LTCO 
489 ；====================================：====== 
490 ； 
491 FIELD LCMTBW 91 1 
492 LTCO = 0 
493 ENDF 
494 
495 ； The LCMTB write LTC1 
496 ；=========================================--= 
497 ； 
498 FIELD LCMTBW 92 1 
499 LTCl = 0 
500 ENDF 
501 ;===========================================================__ 
502 ； The LCMTB write LTCl 
503 ；================================= 
504 ； 
505 FIELD LCMTBW 93 1 
506 LCMTR = 0 
507 ENDF 
508 ；==============================================二=============二 
509 ； The TDMAB read object selection ―一 
510 ；=================================：=========== = 
511 ； 
512 FIELD TDMABR 99,98,97,96,95,94 111111 
513 DPRO = 000000 
514 FDR = 000000 
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515 DPR1 = 001000 
516 DPR2 = 010000 
517 DPR3 = 011000 
518 DPR4 = 100000 
519 DPR5 = 101000 
520 DPR6 = 110000 
521 DPR7 = 111000 
522 STACK = DDD001 
523 LCMCAR = DDD010 
524 ENDF 
525 ；============================================================= 
526 ； The TDMAB write DPR 
527 ；======================================：======================= 
528 ; 
529 FIELD TDMABW 103,102,101,100 1111 
530 DPRO = 0000 
531 FDR = 0000 
532 DPR1 = 0010 
533 DPR2 = 0100 
534 DPR3 = 0110 
535 DPR4 = 1000 
536 DPR5 = 1010 
537 DPR6 = 1100 
538 DPR7 = 1110 
539 ENDF 
540 ；=============================================：================ 
541 ； The TDMAB write LCMCAR 
542 ；============================================== 
543 ; 
544 FIELD TDMABW 104 1 
545 LCMCAR = 0 546 ENDF 
547 ；============================================================= 
548 ； The TDMAB write TAMAR 
549 ；============================================== 
550 ； “ 
551 FIELD TDMABW 105 1 
552 TDMAR = 0 
553 ENDF 
5 5 4 a 一一— —一一一一一一一一— — 一— —一 = = 二 = = = = = = = = = = = = = = = = =，，，，— = 广 二 一 一 —— 一 — 一 —— 
555 ； The STACK function selection ~~ 
556 ； ======================================== 
557 ； 
558 FIELD STACK 108,107,106 111 
559 RESET : 000 
560 POP = 001 
561 PUSH = 010 
562 DELETE = 011 
563 NOP = 100 
564 TOP = 101 
565 REPLACE = 110 
566 NOP = 111 
567 ENDF 
5 二 = = = = = = = = = = = = = = = = = = = 二 — — — — � " 一 — — — — — — — — — — — — — — — 一 — — — 一 
569 ； The LCM read/write selection 
570 ；============================================= 
571 ； 
572 FIELD LCM 109 1 
573 READ = 0 
574 WRITE = 1 
575 ENDF 
576 J二==================================================二二==二== 
577 ； The LCM read/write LCMCDR 
5 7 8 ； = = = = = = = = = = = = = = = 二 = = = = = = = = = = = = = 二 = = = = = = = = = = = = 一 ― 
579 ； 
580 FIELD LCMS 110 1 
581 CDR = 0 
582 ENDF 
583 ；============================================================= 
584 ； The LCM read/write LCMTR 一-
585 ；==================================== = 
586 ； 
587 FIELD LCMS 111 y 
588 TR = 0 
589 ENDF 
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590 ；============================================================= 
591 ； The LCM read/write LCMCAR 
592 ；============================================================= 
593 ; 
594 FIELD LCMS 112 1 
595 CAR = 0 
596 ENDF 
597 ；============================================================= 
598 ； The CRO inc and dec 
599 ；=================================:-=========================== 
600 ; 
601 FIELD CRO 117,113 11 
602 INC = 10 
603 DEC = 01 
604 ENDF 
605 ；============================================================= 
606 ； The CRI inc and dec 
607 ；============================================================= 
608 ; 
609 FIELD CRI 118,114 11 
610 INC = 10 
611 DEC = 01 
612 ENDF 
614 ； The CR2 inc and dec 
6 1 5 ； = = 二 = = = = 二 = = = = = = = = = = = = = = = = = = 二 = = = 二 二 二 = = = = 二 = = = = = 二 = 二 二 = = 二 二 = 二 = 二 = 二 = 二 = — 
616 ； 
617 FIELD CR2 119,115 11 
618 INC = 10 
619 DEC = 01 
620 ENDF 
6 2 1 ； = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = 
622 ； The CR3 inc and dec -
623 ；:=============================================:=========:—— 
624 ; 
625 FIELD CR3 120,116 11 
626 INC = 10 
627 DEC = 01 
628 ENDF 
629 ；=====================================================：======== 
630 ； User Flags Set 
631 ；================================================ = 
632 ; 
633 FIELD SET 124,123,122,121 1111 
634 FLAGO = 0010 
635 FLAG1 = 0110 
636 FLAG2 = 1010 




641 ； User Flags Clear 
642 ；================================================ 
643 ； 
644 FIELD CLEAR 124,123,122,121 1111 
645 FLAGO = 0000 
646 FLAG1 = 0100 
647 FLAG2 = 1000 




652 ； Reserved for extendion 
653 ；=========================r=============== 
654 ； 








<sour> - <bus> -> <dest> <bus>r/ <sour>, <bus>w/ <dest> 






if( < cond > , < label> ) 







Icm/read, Icms/lcmcdr, Icms/lcmcar, Icms/lcmtr 
Icm/write, Icms/lcmcdr, Icms/lcmcar, Icms/lcmtr 
tdm/read, Icms/tdmdr, Icms/tdmtr 
tdm/write, Icms/tdmdr, Icms/tdmtr 
crijinc 
crijdec 
jump/ < cond >, label/ < label> 
jump/uncond, label/ < label> 
seqrci/active, sqinst/cont 
sqercijinert, sqinst/jz 
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